DSP56362P datasheet(26/152 Pages) FREESCALE

26 / 152 page

JTAG/OnCE Interface

DSP56362 Technical Data, Rev. 4

2-20

Freescale Semiconductor

2.12

JTAG/OnCE Interface

Table 2-14 JTAG/OnCE™ Interface

Signal

Name

Type

State During Reset

Signal Description

TCK

Input

Test Clock—TCK is a test clock input signal used to synchronize the JTAG

test logic. It has an internal pull-up resistor.

This input is 5 V tolerant.

TDI

Input

Test Data Input—TDI is a test data serial input signal used for test

instructions and data. TDI is sampled on the rising edge of TCK and has an

internal pull-up resistor.

This input is 5 V tolerant.

TDO

Output

Tri-Stated

Test Data Output—TDO is a test data serial output signal used for test

instructions and data. TDO can be tri-stated and is actively driven in the

shift-IR and shift-DR controller states. TDO changes on the falling edge of

TCK.

TMS

Input

Test Mode Select—TMS is an input signal used to sequence the test

controller’s state machine. TMS is sampled on the rising edge of TCK and

has an internal pull-up resistor.

This input is 5 V tolerant.

TRST

Input

Test Reset—TRST is an active-low Schmitt-trigger input signal used to

asynchronously initialize the test controller. TRST has an internal pull-up

resistor.

The use of TRST is not recommended for new designs. It is recommended

to leave TRST disconnected.

This input is 5 V tolerant.

Input/Output

Input

Debug Event—DE is an open-drain, bidirectional, active-low signal

providing, as an input, a means of entering the debug mode of operation

from an external command controller, and, as an output, a means of

acknowledging that the chip has entered the debug mode. This signal, when

asserted as an input, causes the DSP56300 core to finish the current

instruction being executed, save the instruction pipeline information, enter

the debug mode, and wait for commands to be entered from the debug serial

input line. This signal is asserted as an output for three clock cycles when

the chip enters the debug mode as a result of a debug request or as a result

of meeting a breakpoint condition. The DE has an internal pull-up resistor.

This is not a standard part of the JTAG TAP controller. The signal connects

directly to the OnCE module to initiate debug mode directly or to provide a

direct external indication that the chip has entered the debug mode. All other

interface with the OnCE module must occur through the JTAG port.

The use of DE is not recommended for new designs. It is recommended to

leave DE disconnected.

This input is not 5 V tolerant.

DSP56362P 数据表(PDF) 26 Page - Freescale Semiconductor, Inc

DSP56362P 数据表(HTML) 26 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

DSP56362P 数据表(PDF) 26 Page - Freescale Semiconductor, Inc

DSP56362P 数据表(HTML) 26 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载