数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DSP56362P 数据表(PDF) 85 Page - Freescale Semiconductor, Inc

部件名 DSP56362P
功能描述  24-Bit Audio Digital Signal Processor
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

DSP56362P 数据表(HTML) 85 Page - Freescale Semiconductor, Inc

Back Button DSP56362P Datasheet HTML 81Page - Freescale Semiconductor, Inc DSP56362P Datasheet HTML 82Page - Freescale Semiconductor, Inc DSP56362P Datasheet HTML 83Page - Freescale Semiconductor, Inc DSP56362P Datasheet HTML 84Page - Freescale Semiconductor, Inc DSP56362P Datasheet HTML 85Page - Freescale Semiconductor, Inc DSP56362P Datasheet HTML 86Page - Freescale Semiconductor, Inc DSP56362P Datasheet HTML 87Page - Freescale Semiconductor, Inc DSP56362P Datasheet HTML 88Page - Freescale Semiconductor, Inc DSP56362P Datasheet HTML 89Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 152 page
background image
Serial Host Interface (SHI) I2C Protocol Timing
DSP56362 Technical Data, Rev. 4
Freescale Semiconductor
3-59
3.13
Serial Host Interface (SHI) I2C Protocol Timing
Table 3-22 SHI I2C Protocol Timing
Standard I2C*
No.
Characteristics
Symbol/
Expression
Standard
Fast-Mode
Unit
Min
Max
Min
Max
Tolerable spike width on SCL or SDA
Filters bypassed
Narrow filters enabled
Wide filters enabled
0
50
100
0
50
100
ns
171
SCL clock frequency
FSCL
100
400
kHz
172
Bus free time
TBUF
4.7
1.3
µs
173
Start condition set-up time
TSU;STA
4.7
0.6
µs
174
Start condition hold time
THD;STA
4.0
0.6
µs
175
SCL low period
TLOW
4.7
1.3
µs
176
SCL high period
THIGH
4.0
1.3
µs
177
SCL and SDA rise time
TR
1000
20 + 0.1
× C
b
300
ns
178
SCL and SDA fall time
TF
300
20 + 0.1
× C
b
300
ns
179
Data set-up time
TSU;DAT
250
100
ns
180
Data hold time
THD;DAT
0.0
0.0
0.9
µs
181
Stop condition set-up time
TSU;STO
4.0
0.6
µs
182
Capacitive load for each line
Cb
400
400
pF
183
DSP clock frequency
Filters bypassed
Narrow filters enabled
Wide filters enabled
FDSP
10.6
11.8
13.1
28.5
39.7
61.0
MHz
184
HREQ in deassertion to last SCL edge
(HREQ in set-up time)
tSU;RQI
0.0
0.0
ns
186
First SCL sampling edge to HREQ output
deassertion
Filters bypassed
Narrow filters enabled
Wide filters enabled
TNG;RQO
2
× T
C + 30
2
× T
C + 120
2
× T
C + 208
50
140
228
50
140
228
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com