 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
DSP56362P 数据表(PDF) 78 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56362P 数据表(HTML) 78 Page - Freescale Semiconductor, Inc |
|
|
78 / 152 page  Serial Host Interface SPI Protocol Timing DSP56362 Technical Data, Rev. 4 3-52 Freescale Semiconductor Figure 3-33 Host DMA Read Timing Diagram 3.12 Serial Host Interface SPI Protocol Timing Table 3-21 Serial Host Interface SPI Protocol Timing No. Characteristics Mode Filter Mode Expression 100MHz Unit Min Max 140 Tolerable spike width on clock or data in — Bypassed Narrow Wide —— — — 0 50 100 ns 141 Minimum serial clock cycle = tSPICC(min) Master Bypassed Narrow Wide 6 ×T C+46 6 ×T C+152 6 ×T C+223 106 212 283 — — — ns 142 Serial clock high period Master Bypassed Narrow Wide 0.5 ×t SPICC –10 0.5 ×t SPICC –10 0.5 ×t SPICC –10 43 96 131 — — — ns Slave Bypassed Narrow Wide 2.5 ×T C+12 2.5 ×T C+102 2.5 ×T C+189 37 127 214 — — — 143 Serial clock low period Master Bypassed Narrow Wide 0.5 ×t SPICC –10 0.5 ×t SPICC –10 0.5 ×t SPICC –10 43 96 131 — — — ns Slave Bypassed Narrow Wide 2.5 ×T C+12 2.5 ×T C+102 2.5 ×T C+189 37 127 214 — — — 326 317 318 327 328 329 Data Valid HOREQ (Output) HACK (Input) H0-H7 (Output) RXH Read 343 342 342 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
