| 数据搜索系统,热门电子元器件搜索 |
|
DSP56362P 数据表(PDF) 54 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56362P 数据表(HTML) 54 Page - Freescale Semiconductor, Inc |
|
54 / 152 page ![]() External Memory Expansion Port (Port A) DSP56362 Technical Data, Rev. 4 3-28 Freescale Semiconductor Figure 3-16 DRAM Out-of-Page Wait States Selection Guide Table 3-13 DRAM Out-of-Page and Refresh Timings, Four Wait States1, 2 No. Characteristics3 Symbol Expression 20 MHz4 30 MHz4 Unit Min Max Min Max 157 Random read or write cycle time tRC 5 × T C 250.0 — 166.7 — ns 158 RAS assertion to data valid (read) tRAC 2.75 × T C − 7.5 — 130.0 — 84.2 ns 159 CAS assertion to data valid (read) tCAC 1.25 × T C − 7.5 — 55.0 — 34.2 ns 160 Column address valid to data valid (read) tAA 1.5 × T C − 7.5 — 67.5 — 42.5 ns 161 CAS deassertion to data not valid (read hold time) tOFF 0.0 — 0.0 — ns 162 RAS deassertion to RAS assertion tRP 1.75 × T C − 4.0 83.5 — 54.3 — ns 163 RAS assertion pulse width tRAS 3.25 × T C − 4.0 158.5 — 104.3 — ns 164 CAS assertion to RAS deassertion tRSH 1.75 × T C − 4.0 83.5 — 54.3 — ns Chip Frequency (MHz) DRAM Type (tRAC ns) 100 80 70 50 66 80 100 4 Wait States 8 Wait States 11 Wait States 15 Wait States Note: This figure should be use for primary selection. For exact and detailed timings see the following tables. 60 40 120 AA0475 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |