DSP56362P datasheet(94/152 Pages) FREESCALE

94 / 152 page

Timer Timing

DSP56362 Technical Data, Rev. 4

3-68

Freescale Semiconductor

3.16

Timer Timing

Figure 3-45 TIO Timer Event Input Restrictions

Figure 3-46 Timer Interrupt Generation

Table 3-26 Timer Timing1

1 V

CC = 3.3 V ± 0.16 V; TJ = 0°C to +100°C, CL = 50 pF

No.

Characteristics

Expression

100 MHz

Unit

Min

Max

480

TIO Low

× T

C + 2.0

22.0

—

481

TIO High

× T

C + 2.0

22.0

—

482

Timer setup time from TIO (Input) assertion to CLKOUT rising edge

9.0

10.0

483

Synchronous timer delay time from CLKOUT rising edge to the

external memory access address out valid caused by first interrupt

instruction execution

10.25

× T

C + 1.0

103.5

—

484

CLKOUT rising edge to TIO (Output) assertion

• Minimum

•Maximum

0.5

× T

C + 3.5

0.5

× T

C + 19.8

8.5

—

24.8

485

CLKOUT rising edge to TIO (Output) deassertion

• Minimum

•Maximum

0.5

× T

C + 3.5

0.5

× T

C + 19.0

8.5

—

24.8

TIO

481

480

AA0492

CLKOUT

TIO (Input)

First Interrupt Instruction Execution

Address

482

483

AA0493

DSP56362P 数据表(PDF) 94 Page - Freescale Semiconductor, Inc

DSP56362P 数据表(HTML) 94 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载