| 数据搜索系统,热门电子元器件搜索 |
|
DSP56362P 数据表(PDF) 31 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56362P 数据表(HTML) 31 Page - Freescale Semiconductor, Inc |
|
31 / 152 page ![]() EXTERNAL CLOCK OPERATION DSP56362 Technical Data, Rev. 4 Freescale Semiconductor 3-5 3.7 EXTERNAL CLOCK OPERATION The DSP56362 system clock is an externally supplied square wave voltage source connected to EXTAL (Figure 3-1) Figure 3-1 External Clock Timing Table 3-5 Clock Operation 100 and 120 MHz Values No. Characteristics Symbol 100 MHz 120 MHz Min Max Min Max 1 Frequency of EXTAL (EXTAL Pin Frequency) The rise and fall time of this external clock should be 3 ns maximum. Ef 0 100.0 0 120.0 2 EXTAL input high1, 2 • With PLL disabled (46.7%–53.3% duty cycle)3 • With PLL enabled (42.5%–57.5% duty cycle)3 ETH 4.67 ns 4.25 ns ∞ 157.0 µs 0.00 ns 0.00 ns ∞ 157.0 µs 3 EXTAL input low1, 2 • With PLL disabled (46.7%–53.3% duty cycle)3 • With PLL enabled (42.5%–57.5% duty cycle)3 ETL 4.67 ns 4.25 ns ∞ 157.0 µs 4.67 ns 4.25 ns — 1570.00 4 EXTAL cycle time2 • With PLL disabled • With PLL enabled ETC 10.00 ns 10.00 ns ∞ 273.1 µs 8.33 ns 8.33 ns — 273.1 µs 5 CLKOUT change from EXTAL fall with PLL disabled 4.3 ns 11.0 ns EXTAL VILC VIHC Midpoint Note: The midpoint is 0.5 (VIHC + VILC). ETH ETL ETC CLKOUT With PLL Disabled CLKOUT With PLL Enabled 7 5 7 6b 5 3 4 2 AA0459 6a |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |