| 数据搜索系统,热门电子元器件搜索 |
|
H8SX1663 数据表(PDF) 158 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX1663 数据表(HTML) 158 Page - Renesas Technology Corp |
|
158 / 1158 page ![]() Section 5 Interrupt Controller Rev.1.00 Jun. 07, 2006 Page 106 of 1102 REJ09B0294-0100 5.3.6 IRQ Status Register (ISR) ISR is an IRQ15, and IRQ11 to IRQ0 interrupt request register. Bit Bit Name Initial Value R/W 15 IRQ15F 0 R/(W)* 14 0 R/W 13 0 R/W 12 0 R/W 11 IRQ11F 0 R/(W)* 10 IRQ10F 0 R/(W)* 9 IRQ9F 0 R/(W)* 8 IRQ8F 0 R/(W)* Bit Bit Name Initial Value R/W Note: * Only 0 can be written, to clear the flag. The bit manipulation instructions or memory operation instructions should be used to clear the flag. 7 IRQ7F 0 R/(W)* 6 IRQ6F 0 R/(W)* 5 IRQ5F 0 R/(W)* 4 IRQ4F 0 R/(W)* 3 IRQ3F 0 R/(W)* 2 IRQ2F 0 R/(W)* 1 IRQ1F 0 R/(W)* 0 IRQ0F 0 R/(W)* Bit Bit Name Initial Value R/W Description 15 IRQ15F 0 R/(W)* [Setting condition] • When the interrupt selected by ISCR occurs [Clearing conditions] • Writing 0 after reading IRQnF = 1 (n = 15) • When IRQn interrupt exception handling is executed while falling-edge sensing is selected 14 to 12 All 0 R/W Reserved These bits are always read as 0. The write value should always be 0. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |