| 数据搜索系统,热门电子元器件搜索 |
|
H8SX1663 数据表(PDF) 227 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX1663 数据表(HTML) 227 Page - Renesas Technology Corp |
|
227 / 1158 page ![]() Section 6 Bus Controller (BSC) Rev.1.00 Jun. 07, 2006 Page 175 of 1102 REJ09B0294-0100 Name Symbol I/O Function Output enable/clock enable OE/CKE Output • Output enable signal for DRAM • Clock enable signal for SDRAM SDRAM φ SD φ Output SDRAM dedicated clock Wait WAIT Input Wait request signal when accessing external address space Bus request BREQ Input Request signal for release of bus to external bus master Bus request acknowledge BACK Output Acknowledge signal indicating that bus has been released to external bus master Bus request output BREQO Output External bus request signal used when internal bus master accesses external address space in the external-bus released state Data transfer acknowledge 3 (DMAC_3) DACK3 Output Data acknowledge signal for DMAC_3 single address transfer Data transfer acknowledge 2 (DMAC_2 DACK2 Output Data acknowledge signal for DMAC_2 single address transfer Data transfer acknowledge 1 (DMAC_1) DACK1 Output Data acknowledge signal for DMAC_1 single address transfer Data transfer acknowledge 0 (DMAC_0) DACK0 Output Data acknowledge signal for DMAC_0 single address transfer External bus clock B φ Output External bus clock |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |