数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX1663 数据表(PDF) 225 Page - Renesas Technology Corp

部件名 H8SX1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX1663 数据表(HTML) 225 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 221Page - Renesas Technology Corp H8SX1663 Datasheet HTML 222Page - Renesas Technology Corp H8SX1663 Datasheet HTML 223Page - Renesas Technology Corp H8SX1663 Datasheet HTML 224Page - Renesas Technology Corp H8SX1663 Datasheet HTML 225Page - Renesas Technology Corp H8SX1663 Datasheet HTML 226Page - Renesas Technology Corp H8SX1663 Datasheet HTML 227Page - Renesas Technology Corp H8SX1663 Datasheet HTML 228Page - Renesas Technology Corp H8SX1663 Datasheet HTML 229Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 225 / 1158 page
background image
Section 6 Bus Controller (BSC)
Rev.1.00 Jun. 07, 2006 Page 173 of 1102
REJ09B0294-0100
6.5
External Bus
6.5.1
Input/Output Pins
Table 6.2 shows the pin configuration of the bus controller and table 6.3 shows the pin functions
on each interface.
Table 6.2
Pin Configuration
Name
Symbol
I/O
Function
Bus cycle start
BS
Output
Signal indicating that the bus cycle has started
Address strobe/
address hold
AS/AH
Output
Strobe signal indicating that the basic bus, byte control
SRAM, or burst ROM space is accessed and address
output on address bus is enabled
Signal to hold the address during access to the
address/data multiplexed I/O interface
Read strobe
RD
Output
Strobe signal indicating that the basic bus, byte control
SRAM, burst ROM, or address/data multiplexed I/O space
is being read
Read/write
RD/
WR
Output
Signal indicating the input or output direction
Write enable signal of the SRAM during access to the
byte control SRAM space
Low-high write/
lower-upper byte
select
LHWR/LUB
Output
Strobe signal indicating that the basic bus, burst ROM,
or address/data multiplexed I/O space is written to,
and the upper byte (D15 to D8) of data bus is enabled
Strobe signal indicating that the byte control SRAM
space is accessed, and the upper byte (D15 to D8) of
data bus is enabled
Low-low write/
lower-lower byte
select
LLWR/LLB
Output
Strobe signal indicating that the basic bus, burst ROM,
or address/data multiplexed I/O space is written to,
and the lower byte (D7 to D0) of data bus is enabled
Strobe signal indicating that the byte control SRAM
space is accessed, and the lower byte (D7 to D0) of
data bus is enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com