数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX1663 数据表(PDF) 270 Page - Renesas Technology Corp

部件名 H8SX1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX1663 数据表(HTML) 270 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 266Page - Renesas Technology Corp H8SX1663 Datasheet HTML 267Page - Renesas Technology Corp H8SX1663 Datasheet HTML 268Page - Renesas Technology Corp H8SX1663 Datasheet HTML 269Page - Renesas Technology Corp H8SX1663 Datasheet HTML 270Page - Renesas Technology Corp H8SX1663 Datasheet HTML 271Page - Renesas Technology Corp H8SX1663 Datasheet HTML 272Page - Renesas Technology Corp H8SX1663 Datasheet HTML 273Page - Renesas Technology Corp H8SX1663 Datasheet HTML 274Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 270 / 1158 page
background image
Section 6 Bus Controller (BSC)
Rev.1.00 Jun. 07, 2006 Page 218 of 1102
REJ09B0294-0100
6.9
Address/Data Multiplexed I/O Interface
If areas 3 to 7 of external address space are specified as address/data multiplexed I/O space in this
LSI, the address/data multiplexed I/O interface can be performed. In the address/data multiplexed
I/O interface, peripheral LSIs that require the multiplexed address/data can be connected directly
to this LSI.
6.9.1
Address/Data Multiplexed I/O Space Setting
Address/data multiplexed I/O interface can be specified for areas 3 to 7. Each area can be
specified as the address/data multiplexed I/O space by setting bits MPXEn (n = 3 to 7) in
MPXCR.
6.9.2
Address/Data Multiplex
In the address/data multiplexed I/O space, data bus is multiplexed with address bus. Table 6.18
shows the relationship between the bus width and address output.
Table 6.18
Address/Data Multiplex
Bus Width
Cycle
Data Pins
Address
Data
Address
Data
8 bits
16 bits
PI7
-
-
A15
D15
PI6
-
-
A14
D14
PI5
-
-
A13
D13
PI4
-
-
A12
D12
PI3
-
-
A11
D11
PI2
-
-
A10
D10
PI1
-
-
A9
D9
PI0
-
-
A8
D8
PH7
A7
D7
A7
D7
PH6
A6
D6
A6
D6
PH5
A5
D5
A5
D5
PH4
A4
D4
A4
D4
PH3
A3
D3
A3
D3
PH2
A2
D2
A2
D2
PH1
A1
D1
A1
D1
PH0
A0
D0
A0
D0
6.9.3
Data Bus
The bus width of the address/data multiplexed I/O space can be specified for either 8-bit access
space or 16-bit access space by the ABWHn and ABWLn bits (n = 3 to 7) in ABWCR.
For the 8-bit access space, D7 to D0 are valid for both address and data. For 16-bit access space,
D15 to D0 are valid for both address and data. If the address/data multiplexed I/O space is
accessed, the corresponding address will be output to the address bus.
For details on access size and data alignment, see section 6.5.6, Endian and Data Alignment.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com