数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ZUSBOPTSC01ZACG 数据表(PDF) 65 Page - Zilog, Inc.

部件名 ZUSBOPTSC01ZACG
功能描述  High-Performance 8-Bit Microcontrollers
PDF  282 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ZILOG [Zilog, Inc.]
网页  http://www.zilog.com
标志 ZILOG - Zilog, Inc.

ZUSBOPTSC01ZACG 数据表(HTML) 65 Page - Zilog, Inc.

Back Button ZUSBOPTSC01ZACG Datasheet HTML 61Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 62Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 63Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 64Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 65Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 66Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 67Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 68Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 69Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 282 page
background image
PS022827-1212
P R E L I M I N A R Y
GPIO Control Register Definitions
Z8 Encore! XP® F082A Series
Product Specification
48
Port A–D High Drive Enable Subregisters
The Port A–D High Drive Enable Subregister, shown in Table 24, is accessed through the
port A–D Control Register by writing 04H to the Port A–D Address Register. Setting the
bits in the Port A–D High Drive Enable subregisters to 1 configures the specified port pins
for high current output drive operation. The Port A–D High Drive Enable subregister
affects the pins directly and, as a result, alternate functions are also affected.
Table 23. Port A–D Output Control Subregisters (PxOC)
Bit
7
6
5
4
3
2
1
0
Field
POC7
POC6
POC5
POC4
POC3
POC2
POC1
POC0
RESET
00H (Ports A-C); 01H (Port D)
R/W
R/WR/W
R/WR/WR/WR/WR/WR/W
Address
If 03H in Port A–D Address Register, accessible through the Port A–D Control Register
Bit
Description
[7:0]
POCx
Port Output Control
These bits function independently of the alternate function bit and always disable the drains if
set to 1.
0 = The source current is enabled for any output mode unless overridden by the alternate func-
tion (push-pull output).
1 = The source current for the associated pin is disabled (open-drain mode).
Note: x indicates the specific GPIO port pin number (7–0).
Table 24. Port A–D High Drive Enable Subregisters (PxHDE)
Bit
7
6
5
4
3
2
1
0
Field
PHDE7
PHDE6
PHDE5
PHDE4
PHDE3
PHDE2
PHDE1
PHDE0
RESET
00000000
R/W
R/WR/W
R/WR/WR/WR/WR/WR/W
Address
If 04H in Port A–D Address Register, accessible through the Port A–D Control Register
Bit
Description
[7:0]
PHDEx
Port High Drive Enabled
0 = The port pin is configured for standard output current drive.
1 = The port pin is configured for high output current drive.
Note: x indicates the specific GPIO port pin number (7–0).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com