数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ZUSBOPTSC01ZACG 数据表(PDF) 79 Page - Zilog, Inc.

部件名 ZUSBOPTSC01ZACG
功能描述  High-Performance 8-Bit Microcontrollers
PDF  282 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ZILOG [Zilog, Inc.]
网页  http://www.zilog.com
标志 ZILOG - Zilog, Inc.

ZUSBOPTSC01ZACG 数据表(HTML) 79 Page - Zilog, Inc.

Back Button ZUSBOPTSC01ZACG Datasheet HTML 75Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 76Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 77Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 78Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 79Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 80Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 81Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 82Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 83Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 282 page
background image
PS022827-1212
P R E L I M I N A R Y
Interrupt Control Register Definitions
Z8 Encore! XP® F082A Series
Product Specification
62
Interrupt Request 2 Register
The Interrupt Request 2 (IRQ2) Register, shown in Table 37, stores interrupt requests for
both vectored and polled interrupts. When a request is presented to the interrupt controller,
the corresponding bit in the IRQ2 Register becomes 1. If interrupts are globally enabled
(vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If
interrupts are globally disabled (polled interrupts), the eZ8 CPU can read the Interrupt
Request 2 Register to determine if any interrupt requests are pending.
IRQ0 Enable High and Low Bit Registers
Table 38 describes the priority control for IRQ0. The IRQ0 Enable High and Low Bit reg-
isters, shown in Tables 39 and 40, form a priority-encoded enabling for interrupts in the
Interrupt Request 0 Register.
Table 37. Interrupt Request 2 Register (IRQ2)
Bit
7
6
5
4
3
2
1
0
Field
Reserved
PC3I
PC2I
PC1I
PC0I
RESET
00000000
R/W
R/WR/W
R/WR/WR/WR/WR/WR/W
Address
FC6H
Bit
Description
[7:4]
Reserved
These bits are reserved and must be programmed to 0000.
[3:0]
PCxI
Port C Pin x Interrupt Request
0 = No interrupt request is pending for GPIO Port C pin x.
1 = An interrupt request from GPIO Port C pin x is awaiting service.
Note: x indicates the specific GPIO Port C pin number (0–3).
Table 38. IRQ0 Enable and Priority Encoding
IRQ0ENH[x]IRQ0ENL[x]
Priority
Description
0
0
Disabled
Disabled
0
1
Level 1
Low
1
0
Level 2
Medium
1
1
Level 3
High
Note: x indicates register bits 0–7.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com