数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ZUSBOPTSC01ZACG 数据表(PDF) 41 Page - Zilog, Inc.

部件名 ZUSBOPTSC01ZACG
功能描述  High-Performance 8-Bit Microcontrollers
PDF  282 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ZILOG [Zilog, Inc.]
网页  http://www.zilog.com
标志 ZILOG - Zilog, Inc.

ZUSBOPTSC01ZACG 数据表(HTML) 41 Page - Zilog, Inc.

Back Button ZUSBOPTSC01ZACG Datasheet HTML 37Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 38Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 39Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 40Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 41Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 42Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 43Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 44Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 45Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 282 page
background image
PS022827-1212
P R E L I M I N A R Y
Reset Sources
Z8 Encore! XP® F082A Series
Product Specification
24
Reset Sources
Table 9 lists the possible sources of a system reset.
Power-On Reset
Z8 Encore! XP F082A Series devices contain an internal Power-On Reset circuit. The
POR circuit monitors the supply voltage and holds the device in the Reset state until the
supply voltage reaches a safe operating level. After the supply voltage exceeds the POR
voltage threshold (VPOR), the device is held in the Reset state until the POR Counter has
timed out. If the crystal oscillator is enabled by the option bits, this time-out is longer.
After the Z8 Encore! XP F082A Series device exits the Power-On Reset state, the eZ8
CPU fetches the Reset vector. Following Power-On Reset, the POR status bit in the Reset
Status (RSTSTAT) Register is set to 1.
Figure 5 displays Power-On Reset operation. See Electrical Characteristics on page 221
for the POR threshold voltage (VPOR).
Table 9. Reset Sources and Resulting Reset Type
Operating Mode
Reset Source
Special Conditions
NORMAL or HALT
modes
Power-On Reset/Voltage Brown-
Out
Reset delay begins after supply voltage
exceeds POR level.
Watchdog Timer time-out
when configured for Reset
None.
RESET pin assertion
All reset pulses less than three system clocks
in width are ignored.
On-Chip Debugger initiated Reset
(OCDCTL[0] set to 1)
System Reset, except the On-Chip Debugger
is unaffected by the reset.
STOP Mode
Power-On Reset/Voltage Brown-
Out
Reset delay begins after supply voltage
exceeds POR level.
RESET pin assertion
All reset pulses less than the specified analog
delay are ignored. See Table 131 on
page 229.
DBG pin driven Low
None.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com