数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ZUSBOPTSC01ZACG 数据表(PDF) 47 Page - Zilog, Inc.

部件名 ZUSBOPTSC01ZACG
功能描述  High-Performance 8-Bit Microcontrollers
PDF  282 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ZILOG [Zilog, Inc.]
网页  http://www.zilog.com
标志 ZILOG - Zilog, Inc.

ZUSBOPTSC01ZACG 数据表(HTML) 47 Page - Zilog, Inc.

Back Button ZUSBOPTSC01ZACG Datasheet HTML 43Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 44Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 45Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 46Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 47Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 48Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 49Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 50Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 51Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 282 page
background image
PS022827-1212
P R E L I M I N A R Y
Reset Register Definitions
Z8 Encore! XP® F082A Series
Product Specification
30
Table 11. Reset Status Register (RSTSTAT)
Bit
7
6
5
4
3
2
1
0
Field
POR
STOP
WDT
EXT
Reserved
LVD
RESET
See descriptions below
00000
R/W
RRRRRRR
R
Address
FF0H
Bit
Description
[7]
POR
Power-On Reset Indicator
If this bit is set to 1, a Power-On Reset event occurs. This bit is reset to 0 if a WDT time-out or
Stop Mode Recovery occurs. This bit is also reset to 0 when the register is read.
[6]
STOP
Stop Mode Recovery Indicator
If this bit is set to 1, a Stop Mode Recovery occurs. If the STOP and WDT bits are both set to 1,
the Stop Mode Recovery occurs because of a WDT time-out. If the STOP bit is 1 and the WDT
bit is 0, the Stop Mode Recovery was not caused by a WDT time-out. This bit is reset by a
Power-On Reset or a WDT time-out that occurred while not in STOP Mode. Reading this regis-
ter also resets this bit.
[5]
WDT
Watchdog Timer Time-Out Indicator
If this bit is set to 1, a WDT time-out occurs. A POR resets this pin. A Stop Mode Recovery
from a change in an input pin also resets this bit. Reading this register resets this bit. This read
must occur before clearing the WDT interrupt.
[4]
EXT
External Reset Indicator
If this bit is set to 1, a Reset initiated by the external RESET pin occurs. A Power-On Reset or
a Stop Mode Recovery from a change in an input pin resets this bit. Reading this register
resets this bit.
[3:1]
Reserved
These bits are reserved and must be programmed to 000.
[0]
LVD
Low Voltage Detection Indicator
If this bit is set to 1 the current state of the supply voltage is below the low voltage detection
threshold. This value is not latched but is a real-time indicator of the supply voltage level.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com