| 数据搜索系统,热门电子元器件搜索 |
|
STR720 数据表(PDF) 96 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR720 数据表(HTML) 96 Page - STMicroelectronics |
|
96 / 401 page ![]() STR720 - DMA CONTROLLER (DMAC) 96/401 Interrupt Clear Register (DMAClr) Address Offset: F4h Reset value: 0000h The DMA Clear Register is used to clear the status flags. This is a write-only register and it will return 0000h every time it is read. Bits 1:0 = Reserved. They must always be written to 0. Bit 2 = SIC2: Stream 2 Interrupt Clear This bit allows clearing the pending interrupt flag corresponding to stream 2 transfer end event. 1: Clear INT2 flag in DMAStatus register 0: No effect Bit 3 = SIC3: Stream 3 Interrupt Clear This bit allows clearing the pending interrupt flag corresponding to stream 3 transfer end event. 1: Clear INT3 flag in DMAStatus register 0: No effect Bits 5:4 = Reserved. They must always be written to 0. Bit 6 = SEC2: Stream 2 Error Clear This bit allows clearing the pending interrupt flag corresponding to stream 2 transfer error event. 1: Clear ERR2 flag in DMAStatus register 0: No effect Bit 7 = SEC3: Stream 3 Error Clear This bit allows clearing the pending interrupt flag corresponding to stream 3 transfer error event. 1: Clear ERR3 flag in DMAStatus register 0: No effect Bit 15:8 = Reserved. They must be always written to ‘0’ 15 14 13 12 11 10 9 8 765432 1 0 reserved SEC3 SEC2 res. res. SIC3 SIC2 rese. res. - wwwwww w w 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |