数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STR720 数据表(PDF) 96 Page - STMicroelectronics

部件名 STR720
功能描述  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STR720 数据表(HTML) 96 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 92Page - STMicroelectronics STR720 Datasheet HTML 93Page - STMicroelectronics STR720 Datasheet HTML 94Page - STMicroelectronics STR720 Datasheet HTML 95Page - STMicroelectronics STR720 Datasheet HTML 96Page - STMicroelectronics STR720 Datasheet HTML 97Page - STMicroelectronics STR720 Datasheet HTML 98Page - STMicroelectronics STR720 Datasheet HTML 99Page - STMicroelectronics STR720 Datasheet HTML 100Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 401 page
background image
STR720 - DMA CONTROLLER (DMAC)
96/401
Interrupt Clear Register (DMAClr)
Address Offset: F4h
Reset value: 0000h
The DMA Clear Register is used to clear the status flags. This is a write-only register and it will
return 0000h every time it is read.
Bits 1:0 = Reserved. They must always be written to 0.
Bit 2 = SIC2: Stream 2 Interrupt Clear
This bit allows clearing the pending interrupt flag corresponding to stream 2 transfer end
event.
1: Clear INT2 flag in DMAStatus register
0: No effect
Bit 3 = SIC3: Stream 3 Interrupt Clear
This bit allows clearing the pending interrupt flag corresponding to stream 3 transfer end
event.
1: Clear INT3 flag in DMAStatus register
0: No effect
Bits 5:4 = Reserved. They must always be written to 0.
Bit 6 = SEC2: Stream 2 Error Clear
This bit allows clearing the pending interrupt flag corresponding to stream 2 transfer error
event.
1: Clear ERR2 flag in DMAStatus register
0: No effect
Bit 7 = SEC3: Stream 3 Error Clear
This bit allows clearing the pending interrupt flag corresponding to stream 3 transfer error
event.
1: Clear ERR3 flag in DMAStatus register
0: No effect
Bit 15:8 = Reserved. They must be always written to ‘0’
15
14
13
12
11
10
9
8
765432
1
0
reserved
SEC3
SEC2
res.
res.
SIC3
SIC2
rese.
res.
-
wwwwww
w
w
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com