数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STR720 数据表(PDF) 102 Page - STMicroelectronics

部件名 STR720
功能描述  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STR720 数据表(HTML) 102 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 98Page - STMicroelectronics STR720 Datasheet HTML 99Page - STMicroelectronics STR720 Datasheet HTML 100Page - STMicroelectronics STR720 Datasheet HTML 101Page - STMicroelectronics STR720 Datasheet HTML 102Page - STMicroelectronics STR720 Datasheet HTML 103Page - STMicroelectronics STR720 Datasheet HTML 104Page - STMicroelectronics STR720 Datasheet HTML 105Page - STMicroelectronics STR720 Datasheet HTML 106Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 401 page
background image
STR720 - DRAM CONTROLLER (DRAMC)
102/401
Memory Address remapping
The AHB Interface remaps AHB address into DRAM row and column addresses; the 8, 9 and
10 bits wide column addresses are supported.
Table 27 shows how AHB address bits are mapped to MIA bits as row or column address.
Note that in the “Column” line bit 10 is always zero, while ba means: the same bit value used
in “Row” line. (This because bits [15:10] are never considered when used as column address).
The DRAM Controller reads the 27 less significant bits of the AHB address bus; they are
decomposed into:
Byte lanes MIBLSout[3:0], that are used to select which byte to read/write if the DRAM data
bus is larger than the data to read/write (for instance, when writing one byte into a DRAM
with a 32 bits data bus). They are decoded from HADDR[1:0] taking into account AHB data
width and DRAM data width.
Column address, as specified in Table 27, line “Column”. 8, 9 or 10 bits are really used by
the memory.
Row address, the remaining AHB address bits excluded the last two ones, HADDR[26:25].
Chip selects MICSout[3:0], to select one of four external bank to use. This is determined by
the value of HADDR[26:16] and the size of each external bank.
Table 27. DRAM Address bits versus AHB address bits
Memory
Data
Width
Address
Column
Address
Width
Memory Interface Address bits
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
8 bits
Column
ba
ba
ba
ba
ba
0
9876543210
Row
9
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
10
x
24
23
22
21
2019181716151413121110
16 bits
Column
ba
ba
ba
ba
ba
0
10
987654321
Row
8
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
9
x
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
10
x
x
24
23
22
21
20
19
18
17
16
15
14
13
12
11
32 bits
Column
ba
ba
ba
ba
ba
0
11
10
98765432
Row
8
x
24
23
22
21
2019181716151413121110
9
x
x
24
23
22
2120191817161514131211
10
x
x
x
24
23
22
21
20
19
18
17
16
15
14
13
12
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com