HC705JJ7GRSSLASHD datasheet(107/230 Pages) NXP

107 / 230 page

Analog Subsystem

Analog Multiplex Register

MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0

General Release Specification

Analog Subsystem

Figure 8-3. Comparator 2 Input Circuit

COMP2

SAMPLE

HOLD

DHOLD

CAP

TEMPERATURE

DIODE

INTERNAL

VOFF

VSS

OFFSET

OPT (MOR)

CHANNEL

PB0

SELECTION

BUS

VDD

Table 8-1 Comparator 2 Input Sources

Case

HOLD

(AMUX)

DHOLD

(AMUX)

OPT

(MOR)

VOFF

(ASR)

Voltage

Offset

Source To Negative Input

of Comparator 2

Hold

Sample

Voltage

Sample capacitor connected to comparator

2 negative input; very low leakage current.

Yes

Sample capacitor connected to comparator

2 negative input; bottom of capacitor

offset from VSS by approximately 100 mV,

very low leakage current.

Divided

Input

Signal on channel selection bus is divided

by 2 and connected to sample capacitor

and comparator 2 negative input

Direct

Input

Signal on channel selection bus is

connected directly to sample capacitor

and comparator 2 negative input.

Internal

Temperature

Diode

Internal temperature sensing diode

connected directly to sample capacitor

and comparator 2 negative input.

X = Don’t Care

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JJ7GRS/D 数据表(PDF) 107 Page - NXP Semiconductors

HC705JJ7GRS/D 数据表(HTML) 107 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载