数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HC705JJ7GRS/D 数据表(PDF) 111 Page - NXP Semiconductors

部件名 HC705JJ7GRS/D
功能描述  Low-Cost, HC05 Core MCU in 20-Pin Package (MC68HC705JJ7) or 28-Pin Package (MC68HC705JP7)
PDF  230 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

HC705JJ7GRS/D 数据表(HTML) 111 Page - NXP Semiconductors

Back Button HC705JJ7GRS/D Datasheet HTML 107Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 108Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 109Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 110Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 111Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 112Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 113Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 114Page - NXP Semiconductors HC705JJ7GRS/D Datasheet HTML 115Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 111 / 230 page
background image
Analog Subsystem
Analog Control Register
MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0
General Release Specification
Analog Subsystem
8.4 Analog Control Register
The analog control register (ACR) controls the power-up, interrupt, and
flag operation. The analog subsystem draws about 500
µA of current
while it is operating. The resulting power consumption can be reduced
by powering down the analog subsystem when not in use. This can be
done by clearing three enable bits (ISEN, CP1EN, and CP2EN) in the
ACR at $001D. Since these bits are cleared following a reset, the voltage
comparators and the charge current source will be powered down
following a reset of the device.
The control bits in the ACR are shown in Figure 8-5. All the bits in this
register are cleared by a reset of the device.
CHG
The CHG enable bit allows direct control of the charge current source
and the discharge device; and also reflects the state of the discharge
device. This bit is cleared by a reset of the device.
1 = If the ISEN bit is also set the charge current source is sourcing
current out of the PB0/AN0 pin. Writing a logical one enables
the charging current out of the PB0/AN0 pin.
0 = The discharge device is sinking current into the PB0/AN0 pin.
Writing a logical zero disables the charging current and
enables the discharging current into the PB0/AN0 pin, if the
ISEN bit is also set.
ATD1:2
The ATD1:2 enable bits select one of the four operating modes used
for making A/D conversions via the single-slope method.These four
modes are given in Table 8-3. These bits have no effect if the ISEN
enable bit is cleared. These bits are cleared by a reset of the device
and thereby return the analog subsystem to the manual A/D
conversion method.
$001D
Bit 7
654321
Bit 0
Read:
CHG
ATD2
ATD1
ICEN
CPIE
CP2EN
CP1EN
ISEN
Write:
Reset:
00000000
Figure 8-5. Analog Control Register (ACR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com