数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX1663 数据表(PDF) 104 Page - Renesas Technology Corp

部件名 H8SX1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX1663 数据表(HTML) 104 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 100Page - Renesas Technology Corp H8SX1663 Datasheet HTML 101Page - Renesas Technology Corp H8SX1663 Datasheet HTML 102Page - Renesas Technology Corp H8SX1663 Datasheet HTML 103Page - Renesas Technology Corp H8SX1663 Datasheet HTML 104Page - Renesas Technology Corp H8SX1663 Datasheet HTML 105Page - Renesas Technology Corp H8SX1663 Datasheet HTML 106Page - Renesas Technology Corp H8SX1663 Datasheet HTML 107Page - Renesas Technology Corp H8SX1663 Datasheet HTML 108Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 1158 page
background image
Section 2 CPU
Rev.1.00 Jun. 07, 2006 Page 52 of 1102
REJ09B0294-0100
Instruction
Size
Function
BISTZ
B
∼ Z → (<bit-No.> of <EAd>)
Transfers the inverse of the zero flag value to a specified bit in the
contents of a memory location. The bit number is specified by 3-bit
immediate data.
BFLD
B
(EAs) (bit field)
→ Rd
Transfers a specified bit field in memory location contents to the lower bits
of a specified general register.
BFST
B
Rs
→ (EAd) (bit field)
Transfers the lower bits of a specified general register to a specified bit
field in memory location contents.
Table 2.10
Branch Instructions
Instruction
Size
Function
BRA/BS
BRA/BC
B
Tests a specified bit in memory location contents. If the specified
condition is satisfied, execution branches to a specified address.
BSR/BS
BSR/BC
B
Tests a specified bit in memory location contents. If the specified
condition is satisfied, execution branches to a subroutine at a specified
address.
Bcc
Branches to a specified address if the specified condition is satisfied.
BRA/S
Branches unconditionally to a specified address after executing the next
instruction. The next instruction should be a 1-word instruction except for
the block transfer and branch instructions.
JMP
Branches unconditionally to a specified address.
BSR
Branches to a subroutine at a specified address.
JSR
Branches to a subroutine at a specified address.
RTS
Returns from a subroutine.
RTS/L
Returns from a subroutine, restoring data from the stack to multiple
general registers.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com