数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX1663 数据表(PDF) 132 Page - Renesas Technology Corp

部件名 H8SX1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX1663 数据表(HTML) 132 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 128Page - Renesas Technology Corp H8SX1663 Datasheet HTML 129Page - Renesas Technology Corp H8SX1663 Datasheet HTML 130Page - Renesas Technology Corp H8SX1663 Datasheet HTML 131Page - Renesas Technology Corp H8SX1663 Datasheet HTML 132Page - Renesas Technology Corp H8SX1663 Datasheet HTML 133Page - Renesas Technology Corp H8SX1663 Datasheet HTML 134Page - Renesas Technology Corp H8SX1663 Datasheet HTML 135Page - Renesas Technology Corp H8SX1663 Datasheet HTML 136Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 132 / 1158 page
background image
Section 4 Exception Handling
Rev.1.00 Jun. 07, 2006 Page 80 of 1102
REJ09B0294-0100
Table 4.3
Calculation Method of Exception Handling Vector Table Address
Exception Source
Calculation Method of Vector Table Address
Reset, CPU address error
Vector table address = (vector table address offset)
Other than above
Vector table address = VBR
+ (vector table address offset)
[Legend]
VBR: Vector base register
Vector table address offset: See table 4.2.
4.3
Reset
A reset has priority over any other exception. When the
RES pin goes low, all processing halts and
this LSI enters the reset state. To ensure that this LSI is reset, hold the
RES pin low for at least 20
ms with the
STBY pin driven high when the power is turned on. When operation is in progress,
hold the
RES pin low for at least 20 cycles.
The chip can also be reset by overflow of the watchdog timer. For details, see section 14,
Watchdog Timer (WDT).
A reset initializes the internal state of the CPU and the registers of the on-chip peripheral modules.
The interrupt control mode is 0 immediately after a reset.
4.3.1
Reset Exception Handling
When the
RES pin goes high after being held low for the necessary time, this LSI starts reset
exception handling as follows:
1. The internal state of the CPU and the registers of the on-chip peripheral modules are
initialized, VBR is cleared to H'00000000, the T bit is cleared to 0 in EXR, and the I bits are
set to 1 in EXR and CCR.
2. The reset exception handling vector address is read and transferred to the PC, and program
execution starts from the address indicated by the PC.
Figures 4.1 and 4.2 show examples of the reset sequence.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com