数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX1663 数据表(PDF) 136 Page - Renesas Technology Corp

部件名 H8SX1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX1663 数据表(HTML) 136 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 132Page - Renesas Technology Corp H8SX1663 Datasheet HTML 133Page - Renesas Technology Corp H8SX1663 Datasheet HTML 134Page - Renesas Technology Corp H8SX1663 Datasheet HTML 135Page - Renesas Technology Corp H8SX1663 Datasheet HTML 136Page - Renesas Technology Corp H8SX1663 Datasheet HTML 137Page - Renesas Technology Corp H8SX1663 Datasheet HTML 138Page - Renesas Technology Corp H8SX1663 Datasheet HTML 139Page - Renesas Technology Corp H8SX1663 Datasheet HTML 140Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 136 / 1158 page
background image
Section 4 Exception Handling
Rev.1.00 Jun. 07, 2006 Page 84 of 1102
REJ09B0294-0100
4.5
Address Error
4.5.1
Address Error Source
Instruction fetch, stack operation, or data read/write shown in table 4.5 may cause an address
error.
Table 4.5
Bus Cycle and Address Error
Bus Cycle
Type
Bus Master
Description
Address Error
Instruction fetch
CPU
Fetches instructions from even addresses
No (normal)
Fetches instructions from odd addresses
Occurs
Fetches instructions from areas other than on-chip
peripheral module space*
1
No (normal)
Fetches instructions from on-chip peripheral module
space*
1
Occurs
Fetches instructions from external memory space in
single-chip mode
Occurs
Fetches instructions from access prohibited area.*
2
Occurs
Stack operation
CPU
Accesses stack when the stack pointer value is even
address
No (normal)
Accesses stack when the stack pointer value is odd
Occurs
Data read/write
CPU
Accesses word data from even addresses
No (normal)
Accesses word data from odd addresses
No (normal)
Accesses external memory space in single-chip mode
Occurs
Accesses to access prohibited area*
2
Occurs
Data read/write
DTC or DMAC
Accesses word data from even addresses
No (normal)
Accesses word data from odd addresses
No (normal)
Accesses external memory space in single-chip mode
Occurs
Accesses to access prohibited area*
2
Occurs
Single address
transfer
DMAC
Address access space is the external memory space for
single address transfer
No (normal)
Address access space is not the external memory space
for single address transfer
Occurs
Notes: 1. For on-chip peripheral module space, see section 6, Bus Controller (BSC).
2. For the access prohibited area, refer to figure 3.1 in section 3.4, Address Map.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com