H8SX1663 datasheet(133/1158 Pages) RENESAS

133 / 1158 page

Section 4 Exception Handling

Rev.1.00 Jun. 07, 2006 Page 81 of 1102

REJ09B0294-0100

4.3.2

Interrupts after Reset

If an interrupt is accepted after a reset but before the stack pointer (SP) is initialized, the PC and

CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests,

including NMI, are disabled immediately after a reset. Since the first instruction of a program is

always executed immediately after the reset state ends, make sure that this instruction initializes

the stack pointer (example: MOV.L #xx: 32, SP).

4.3.3

On-Chip Peripheral Functions after Reset Release

After the reset state is released, MSTPCRA and MSTPCRB are initialized to H'0FFF and H'FFFF,

respectively, and all modules except the DTC and DMAC enter the module stop state.

Consequently, on-chip peripheral module registers cannot be read or written to. Register reading

and writing is enabled when the module stop state is canceled.

RES

High

Vector

fetch

Internal

operation

First

instruction

prefetch

(1): Reset exception handling vector address (when reset, (1) = H'000000)

(2): Start address (contents of reset exception handling vector address)

(3) Start address ((3) = (2))

(4) First instruction in the exception handling routine

Internal

address bus

Internal read

signal

Internal write

signal

Internal data

bus

(1)

(2)

(4)

(3)

Figure 4.1 Reset Sequence (On-chip ROM Enabled Advanced Mode)

H8SX1663 数据表(PDF) 133 Page - Renesas Technology Corp

H8SX1663 数据表(HTML) 133 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载