数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX1663 数据表(PDF) 201 Page - Renesas Technology Corp

部件名 H8SX1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX1663 数据表(HTML) 201 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 197Page - Renesas Technology Corp H8SX1663 Datasheet HTML 198Page - Renesas Technology Corp H8SX1663 Datasheet HTML 199Page - Renesas Technology Corp H8SX1663 Datasheet HTML 200Page - Renesas Technology Corp H8SX1663 Datasheet HTML 201Page - Renesas Technology Corp H8SX1663 Datasheet HTML 202Page - Renesas Technology Corp H8SX1663 Datasheet HTML 203Page - Renesas Technology Corp H8SX1663 Datasheet HTML 204Page - Renesas Technology Corp H8SX1663 Datasheet HTML 205Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 201 / 1158 page
background image
Section 6 Bus Controller (BSC)
Rev.1.00 Jun. 07, 2006 Page 149 of 1102
REJ09B0294-0100
Bit
Bit Name
Initial
Value
R/W
Description
13, 12
All 0
R
Reserved
These are read-only bits and cannot be modified.
11, 10
All 0
R/W
Reserved
These bits are always read as 0. The write value should
always be 0.
9
WDBE
0
R/W
Write Data Buffer Enable
The write data buffer function can be used for an
external write cycle and a DMAC single address
transfer cycle.
The changed setting may not affect an external access
immediately after the change.
0: Write data buffer function not used
1: Write data buffer function used
8
WAITE
0
R/W
WAIT Pin Enable
Selects enabling/disabling of wait input by the
WAIT
pin.
0: Wait input by
WAIT pin disabled
WAIT pin can be used as I/O port
1: Wait input by
WAIT pin enabled
For details, see section 9, I/O Ports.
7
DKC
0
R/W
DACK Control
Selects the timing of DMAC transfer acknowledge
signal assertion.
0:
DACK signal is asserted at the Bφ falling edge
1:
DACK signal is asserted at the Bφ rising edge
6
0
R/W
Reserved
This bit is always read as 0. The write value should
always be 0.
5 to 0
All 0
R
Reserved
These are read-only bits and cannot be modified.
Note:
When external bus release is enabled or input by the
WAIT pin is enabled, make sure to set
the ICR bit to 1. For details, see section 9, I/O Ports.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com