数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

H8SX1663 数据表(PDF) 204 Page - Renesas Technology Corp

部件名 H8SX1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX1663 数据表(HTML) 204 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 200Page - Renesas Technology Corp H8SX1663 Datasheet HTML 201Page - Renesas Technology Corp H8SX1663 Datasheet HTML 202Page - Renesas Technology Corp H8SX1663 Datasheet HTML 203Page - Renesas Technology Corp H8SX1663 Datasheet HTML 204Page - Renesas Technology Corp H8SX1663 Datasheet HTML 205Page - Renesas Technology Corp H8SX1663 Datasheet HTML 206Page - Renesas Technology Corp H8SX1663 Datasheet HTML 207Page - Renesas Technology Corp H8SX1663 Datasheet HTML 208Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 204 / 1158 page
background image
Section 6 Bus Controller (BSC)
Rev.1.00 Jun. 07, 2006 Page 152 of 1102
REJ09B0294-0100
6.2.10
SRAM Mode Control Register (SRAMCR)
SRAMCR specifies the bus interface of each area in the external address space as a basic bus
interface or a byte control SRAM interface.
In areas specified as 8-bit access space by ABWCR, the SRAMCR setting is ignored and the byte
control SRAM interface cannot be specified.
Bit
Bit Name
Initial Value
R/W
15
BCSEL7
0
R/W
14
BCSEL6
0
R/W
13
BCSEL5
0
R/W
12
BCSEL4
0
R/W
11
BCSEL3
0
R/W
10
BCSEL2
0
R/W
9
BCSEL1
0
R/W
8
BCSEL0
0
R/W
Bit
Bit Name
Initial Value
R/W
7
0
R
6
0
R
5
0
R
4
0
R
3
0
R
2
0
R
1
0
R
0
0
R
Bit
Bit Name
Initial
Value
R/W
Description
15
14
13
12
11
10
9
8
BCSEL7
BCSEL6
BCSEL5
BCSEL4
BCSEL3
BCSEL2
BCSEL1
BCSEL0
0
0
0
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Byte Control SRAM Interface Select
Selects the bus interface for the corresponding area.
When setting a bit to 1, the bus interface select bits in
BROMCR and MPXCR must be cleared to 0.
0: Area n is basic bus interface
1: Area n is byte control SRAM interface
(n = 7 to 0)
7 to 0
All 0
R
Reserved
These are read-only bits and cannot be modified.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com