数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX1663 数据表(PDF) 208 Page - Renesas Technology Corp

部件名 H8SX1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX1663 数据表(HTML) 208 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 204Page - Renesas Technology Corp H8SX1663 Datasheet HTML 205Page - Renesas Technology Corp H8SX1663 Datasheet HTML 206Page - Renesas Technology Corp H8SX1663 Datasheet HTML 207Page - Renesas Technology Corp H8SX1663 Datasheet HTML 208Page - Renesas Technology Corp H8SX1663 Datasheet HTML 209Page - Renesas Technology Corp H8SX1663 Datasheet HTML 210Page - Renesas Technology Corp H8SX1663 Datasheet HTML 211Page - Renesas Technology Corp H8SX1663 Datasheet HTML 212Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 208 / 1158 page
background image
Section 6 Bus Controller (BSC)
Rev.1.00 Jun. 07, 2006 Page 156 of 1102
REJ09B0294-0100
6.2.13
DRAM Control Register (DRAMCR)
DRAMCR specifies the DRAM/SDRAM interface. Rewrite this register while the
DRAM/SDRAM is not accessed.
Bit
Bit Name
Initial Value
R/W
15
DRAME
0
R/W
14
DTYPE
0
R/W
13
0
R
12
0
R
11
OEE
0
R/W
10
RAST
0
R/W
9
0
R
8
CAST
0
R/W
Bit
Bit Name
Initial Value
R/W
7
BE
0
R/W
6
RCDM
0
R/W
5
DDS
0
R/W
4
0
R/W
3
0
R
2
0
R/W
1
MXC1
0
R/W
0
MXC0
0
R/W
Bit
Bit Name
Initial
Value
R/W
Description
15
DRAME
0
R/W
Area 2 DRAM Interface Select
Selects whether or not area 2 is specified as the
DRAM/SDRAM interface. When this bit is set to 1,
select the type of DRAM to be used in area 2 with the
DTYPE bit. When this bit is set to 1, the BCSEL2 bit in
SRAMCR should be set to 0.
0: Basic bus interface or byte-control SRAM interface
1: DRAM/SDRAM interface
14
DTYPE
0
R/W
DRAM Select
Selects the type of DRAM to be used in area 2.
0: DRAM is used in area 2
1: SDRAM is used in area 2
13, 12
All 0
R
Reserved
The initial value should not be changed.
11
OEE
0
R/W
OE Output Enable
The
OE signal is output when DRAM with the EDO
page mode is connected, whereas the CKE signal is
output when SDRAM is connected.
0:
OE/CKE signal output disabled (the OE/CKE pin can
be used as an I/O port)
1:
OE/CKE signal enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com