| 数据搜索系统,热门电子元器件搜索 |
|
H8SX1663 数据表(PDF) 212 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX1663 数据表(HTML) 212 Page - Renesas Technology Corp |
|
212 / 1158 page ![]() Section 6 Bus Controller (BSC) Rev.1.00 Jun. 07, 2006 Page 160 of 1102 REJ09B0294-0100 B φ Address RAS (When RAST = 0) RAS (When RAST = 1) LUCAS, LLCAS Tp Tr Tc1 Tc2 Row address Column address Bus cycle Figure 6.4 RAS Assertion Timing (Column Address Output for 2 cycles in Full Access Mode) 6.2.14 DRAM Access Control Register (DRACCR) DRACCR specifies the settings for the DRAM/SDRAM interface. Rewrite this register while the DRAM/SDRAM is not accessed. Bit Bit Name Initial Value R/W 15 0 R 14 0 R 13 TPC1 0 R/W 12 TPC0 0 R/W 11 0 R 10 0 R 9 RCD1 0 R/W 8 RCD0 0 R/W Bit Bit Name Initial Value R/W 7 0 R 6 0 R 5 0 R 4 0 R 3 0 R 2 0 R 1 0 R 0 0 R |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |