数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX1663 数据表(PDF) 214 Page - Renesas Technology Corp

部件名 H8SX1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX1663 数据表(HTML) 214 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 210Page - Renesas Technology Corp H8SX1663 Datasheet HTML 211Page - Renesas Technology Corp H8SX1663 Datasheet HTML 212Page - Renesas Technology Corp H8SX1663 Datasheet HTML 213Page - Renesas Technology Corp H8SX1663 Datasheet HTML 214Page - Renesas Technology Corp H8SX1663 Datasheet HTML 215Page - Renesas Technology Corp H8SX1663 Datasheet HTML 216Page - Renesas Technology Corp H8SX1663 Datasheet HTML 217Page - Renesas Technology Corp H8SX1663 Datasheet HTML 218Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 214 / 1158 page
background image
Section 6 Bus Controller (BSC)
Rev.1.00 Jun. 07, 2006 Page 162 of 1102
REJ09B0294-0100
6.2.15
Synchronous DRAM Control Register (SDCR)
SDCR specifies the settings for the SDRAM interface (when the DTYPE bit in DRAMCE is set
to 1). Rewrite this register while the SDRAM is not accessed. When the SDRAM interface is not
used, the initial value must not be changed.
Bit
Bit Name
Initial Value
R/W
15
MRSE
0
R/W
14
0
R
13
0
R
12
0
R
11
0
R/W
10
0
R/W
9
0
R
8
0
R/W
Bit
Bit Name
Initial Value
R/W
7
CKSPE
0
R/W
6
0
R
5
0
R
4
0
R
3
0
R
2
0
R
1
0
R
0
TRWL
0
R/W
Bit
Bit Name
Initial
Value
R/W
Description
15
MRSE
0
R/W
Mode Register Set Enable
Enables the setting in the SDRAM mode register. See
section 6.11.14, Setting SDRAM Mode Register.
0: Disables to set the SDRAM mode register
1: Enables to set the SDRAM mode register
14 to 12
All 0
R
Reserved
These bits are always read as 0. The initial value
should not be changed.
11, 10
0
R/W
Reserved
The initial value should not be changed.
9
8
0
0
R
R/W
Reserved
The initial value should not be changed.
7
CKSPE
0
R/W
Clock Suspend Enable
Enables the clock suspend mode in which read data
output cycles are extended. Setting this bit to 1 extends
cycles in which read data is output from SDRAM.
0: Disables the clock suspend mode
1: Enables the clock suspend mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com