| 数据搜索系统,热门电子元器件搜索 |
|
H8SX1663 数据表(PDF) 214 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX1663 数据表(HTML) 214 Page - Renesas Technology Corp |
|
214 / 1158 page ![]() Section 6 Bus Controller (BSC) Rev.1.00 Jun. 07, 2006 Page 162 of 1102 REJ09B0294-0100 6.2.15 Synchronous DRAM Control Register (SDCR) SDCR specifies the settings for the SDRAM interface (when the DTYPE bit in DRAMCE is set to 1). Rewrite this register while the SDRAM is not accessed. When the SDRAM interface is not used, the initial value must not be changed. Bit Bit Name Initial Value R/W 15 MRSE 0 R/W 14 0 R 13 0 R 12 0 R 11 0 R/W 10 0 R/W 9 0 R 8 0 R/W Bit Bit Name Initial Value R/W 7 CKSPE 0 R/W 6 0 R 5 0 R 4 0 R 3 0 R 2 0 R 1 0 R 0 TRWL 0 R/W Bit Bit Name Initial Value R/W Description 15 MRSE 0 R/W Mode Register Set Enable Enables the setting in the SDRAM mode register. See section 6.11.14, Setting SDRAM Mode Register. 0: Disables to set the SDRAM mode register 1: Enables to set the SDRAM mode register 14 to 12 All 0 R Reserved These bits are always read as 0. The initial value should not be changed. 11, 10 0 R/W Reserved The initial value should not be changed. 9 8 0 0 R R/W Reserved The initial value should not be changed. 7 CKSPE 0 R/W Clock Suspend Enable Enables the clock suspend mode in which read data output cycles are extended. Setting this bit to 1 extends cycles in which read data is output from SDRAM. 0: Disables the clock suspend mode 1: Enables the clock suspend mode |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |