数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STR720 数据表(PDF) 217 Page - STMicroelectronics

部件名 STR720
功能描述  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STR720 数据表(HTML) 217 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 213Page - STMicroelectronics STR720 Datasheet HTML 214Page - STMicroelectronics STR720 Datasheet HTML 215Page - STMicroelectronics STR720 Datasheet HTML 216Page - STMicroelectronics STR720 Datasheet HTML 217Page - STMicroelectronics STR720 Datasheet HTML 218Page - STMicroelectronics STR720 Datasheet HTML 219Page - STMicroelectronics STR720 Datasheet HTML 220Page - STMicroelectronics STR720 Datasheet HTML 221Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 217 / 401 page
background image
STR720 - CONTROLLER AREA NETWORK (CAN)
217/401
Test Register (CAN_TESTR)
Address Offset: 14h
Reset value: 0000 0000 R000 0000 b (R:current value of RX pin)
Write access to the Test Register is enabled by setting the Test bit in the CAN Control
Register. The different test functions may be combined, but Tx1-0
≠ “00” disturbs message
transfer.
15
14
13
12
11
10
9
8
7654
32
1
0
Reserved
Res
rrw
rw
rw
rw
Bits 15:8
Reserved
These are reserved bits. These bits are always read as ‘0’ and must always
be written with ‘0’.
Bit 7
Rx: Current value of CAN_RX Pin
0: The CAN bus is dominant (CAN_RX = ‘0’).
1: The CAN bus is recessive (CAN_RX = ‘1’).
Bit 6:5
Tx[1:0]: CAN_TX pin control
00: Reset value, CAN_TX is controlled by the CAN Core
01: Sample Point can be monitored at CAN_TX pin
10: CAN_TX pin drives a dominant (‘0’) value.
11: CAN_TX pin drives a recessive (‘1’) value.
Bit 4
LBack: Loop Back Mode
0: Loop Back Mode is disabled.
1: Loop Back Mode is enabled.
Bit 3
Silent: Silent Mode
0: Normal operation.
1: The module is in Silent Mode.
Bit 2
Basic: Basic Mode
0: Basic Mode disabled.
1: IF1 Registers used as Tx Buffer, IF2 Registers used as Rx Buffer.
Bits 1:0
Reserved.
These are reserved bits. These bits are always read as ‘0’ and must always
be written with ‘0’.
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com