数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX1663 数据表(PDF) 184 Page - Renesas Technology Corp

部件名 H8SX1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX1663 数据表(HTML) 184 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 180Page - Renesas Technology Corp H8SX1663 Datasheet HTML 181Page - Renesas Technology Corp H8SX1663 Datasheet HTML 182Page - Renesas Technology Corp H8SX1663 Datasheet HTML 183Page - Renesas Technology Corp H8SX1663 Datasheet HTML 184Page - Renesas Technology Corp H8SX1663 Datasheet HTML 185Page - Renesas Technology Corp H8SX1663 Datasheet HTML 186Page - Renesas Technology Corp H8SX1663 Datasheet HTML 187Page - Renesas Technology Corp H8SX1663 Datasheet HTML 188Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 184 / 1158 page
background image
Section 6 Bus Controller (BSC)
Rev.1.00 Jun. 07, 2006 Page 132 of 1102
REJ09B0294-0100
• DRAM interface
DRAM interface is available as area 2
Row/column address-multiplexed output (8, 9, 10, or 11 bits)
Two
CAS signals control byte accesses for 16-bit data bus device
CAS assertion period can be extended by a program wait and a pin wait
Burst access can be performed in fast page mode
Tp cycle for ensuring a RAS precharge time can be inserted
CAS-before-RAS refresh (CBR refresh) and self refresh are selectable
• Synchronous DRAM interface
Synchronous DRAM interface is available as area 2
Row/column address-multiplexed output (8, 9, 10, or 11 bits)
DQM signals control byte access for 16-bit data bus device
Auto refresh and self refresh are selectable
CAS latency can be selected from 2 to 4
• Idle cycle insertion
Idle cycles can be inserted between external read accesses to different areas
Idle cycles can be inserted before the external write access after an external read access
Idle cycles can be inserted before the external read access after an external write access
Idle cycles can be inserted before the external access after a DMAC single address transfer
(write access)
• Write buffer function
External write cycles and internal accesses can be executed in parallel
Write accesses to the on-chip peripheral module and on-chip memory accesses can be executed
in parallel
DMAC single address transfers and internal accesses can be executed in parallel
• External bus release function
• Bus arbitration function
Includes a bus arbiter that arbitrates bus mastership among the CPU, DMAC, DTC, and
external bus master
• Multi-clock function
The internal peripheral functions can be operated in synchronization with the peripheral
module clock (P
φ). Accesses to the external address space can be operated in synchronization
with the external bus clock (B
φ).
• The bus start (BS) and read/write (RD/WR) signals can be output.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com