数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX1663 数据表(PDF) 185 Page - Renesas Technology Corp

部件名 H8SX1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX1663 数据表(HTML) 185 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 181Page - Renesas Technology Corp H8SX1663 Datasheet HTML 182Page - Renesas Technology Corp H8SX1663 Datasheet HTML 183Page - Renesas Technology Corp H8SX1663 Datasheet HTML 184Page - Renesas Technology Corp H8SX1663 Datasheet HTML 185Page - Renesas Technology Corp H8SX1663 Datasheet HTML 186Page - Renesas Technology Corp H8SX1663 Datasheet HTML 187Page - Renesas Technology Corp H8SX1663 Datasheet HTML 188Page - Renesas Technology Corp H8SX1663 Datasheet HTML 189Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 185 / 1158 page
background image
Section 6 Bus Controller (BSC)
Rev.1.00 Jun. 07, 2006 Page 133 of 1102
REJ09B0294-0100
A block diagram of the bus controller is shown in figure 6.1.
Address
selector
Area decoder
Internal bus
control unit
Internal data bus
Internal bus
control signals
External bus
control unit
External bus
arbiter
Internal
bus
arbiter
CPU address bus
CS7 to CS0
WAIT
BREQ
BACK
BREQO
DTC address bus
CPU bus acknowledge signal
DTC bus acknowledge signal
CPU bus request signal
DTC bus request signal
External bus
control signals
Control registers
ABWCR
ASTCR
WTCRA
WTCRB
RDNCR
CSACR
IDLCR
BCR1
BCR2
RTCNT
RTCOR
ENDIANCR
SRAMCR
BROMCR
MPXCR
[Legend]
ABWCR:
ASTCR:
WTCRA:
WTCRB:
RDNCR:
CSACR:
IDLCR:
BCR1:
BCR2:
ENDIANCR:
Bus width control register
Access state control register
Wait control register A
Wait control register B
Read strobe timing control register
CS assertion period control register
Idle control register
Bus control register 1
Bus control register 2
Endian control register
SRAMCR:
BROMCR:
MPXCR:
DRAMCR:
DRACCR:
SDCR:
REFCR:
RTCNT:
RTCOR:
SRAM mode control register
Burst ROM interface control register
Address/data multiplexed I/O control register
DRAM control register
DRAM access control register
Synchronous DRAM control register
Refresh control register
Refresh timer counter
Refresh time constant register
DMAC address bus
DMAC bus acknowledge signal
DMAC bus request signal
DRAMCR
DRACCR
SDCR
REFCR
Refresh timer
Figure 6.1 Block Diagram of Bus Controller



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com