数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX1663 数据表(PDF) 306 Page - Renesas Technology Corp

部件名 H8SX1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX1663 数据表(HTML) 306 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 302Page - Renesas Technology Corp H8SX1663 Datasheet HTML 303Page - Renesas Technology Corp H8SX1663 Datasheet HTML 304Page - Renesas Technology Corp H8SX1663 Datasheet HTML 305Page - Renesas Technology Corp H8SX1663 Datasheet HTML 306Page - Renesas Technology Corp H8SX1663 Datasheet HTML 307Page - Renesas Technology Corp H8SX1663 Datasheet HTML 308Page - Renesas Technology Corp H8SX1663 Datasheet HTML 309Page - Renesas Technology Corp H8SX1663 Datasheet HTML 310Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 306 / 1158 page
background image
Section 6 Bus Controller (BSC)
Rev.1.00 Jun. 07, 2006 Page 254 of 1102
REJ09B0294-0100
6.11
Synchronous DRAM Interface
In this LSI, area 2 in the external space can be used as the SDRAM interface space. Up to 8
Mbytes (64 Mbits) of DRAM is directly connected via the SDRAM interface. The CAS latency
with 2 to 4 is supported.
6.11.1
Setting SDRAM space
Area 2 can be specified as the SDRAM space by the DRAME and DTYPE bits in DRAMCR.
Table 6.24 lists the relationship among the DRAME and DTYPE bits and area 2 interfaces.
In the SDRAM space, pins PB2, PB3, and PB4 are used as the
RAS, CAS, and WE signals. The
PB1 pin is used as the
CS2 signal by the PFCR setting, and the PB5 pin is used as the CKE signal
by setting the OEE bit in DRAMCR to 1. The bus settings of the SDRAM space depend on area 2
settings. The pin wait and program wait for the SDRAM space are not available. For PFCR, see
section 9, I/O Ports.
An SDRAM command is designated by the combination of the
RAS, CAS, and WE signals and
the precharge-sel command (Precharge-sel) output on the upper column address.
This LSI supports the following commands: the NOP, auto-refresh (REF), self-refresh (SELF), all-
bank-precharge (PALL), bank active (ACTV), read (READ), write (WRIT), and mode register
setting (MRS). Commands controlling a bank are not supported.
Table 6.24
Relationship among DRAME and DTYPE and Area 2 Interfaces
DRAME
DTYPE
Area 2 Interface
0
X
Basic bus space (initial state)/byte-control SRAM space
1
0
DRAM space
1
1
SDRAM space
[Legend]
X: Don't care



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com