数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STR720 数据表(PDF) 286 Page - STMicroelectronics

部件名 STR720
功能描述  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STR720 数据表(HTML) 286 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 282Page - STMicroelectronics STR720 Datasheet HTML 283Page - STMicroelectronics STR720 Datasheet HTML 284Page - STMicroelectronics STR720 Datasheet HTML 285Page - STMicroelectronics STR720 Datasheet HTML 286Page - STMicroelectronics STR720 Datasheet HTML 287Page - STMicroelectronics STR720 Datasheet HTML 288Page - STMicroelectronics STR720 Datasheet HTML 289Page - STMicroelectronics STR720 Datasheet HTML 290Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 286 / 401 page
background image
STR720 - USB SLAVE INTERFACE (USB)
286/401
Bit 9
SOF: Start Of Frame
This bit signals the beginning of a new USB frame and it is set when a SOF
packet arrives through the USB bus. The interrupt service routine may monitor
the SOF events to have a 1mS synchronization event to the USB host and to
safely read the USB_FNR register which is updated at the SOF packet
reception (this could be useful for isochronous applications). This bit is read/
write but only ‘0’ can be written and writing ‘1’ has no effect.
Bit 8
ESOF: Expected Start Of Frame
This bit is set by the hardware when an SOF packet is expected but not
received. The host sends an SOF packet each mS, but if the hub does not
receive it properly, the Suspend Timer issues this interrupt. If three consecutive
ESOF interrupts are generated (i.e. three SOF packets are lost) without any
traffic occurring in between, a SUSP interrupt is generated. This bit is set even
when the missing SOF packets occur while the Suspend Timer is not yet locked.
This bit is read/write but only ‘0’ can be written and writing ‘1’ has no effect.
Bits 7:5
Reserved.
These are reserved bits. These bits are always read as ‘0’ and must always be
written with ‘0’.
Bit 4
DIR: Direction of transaction.
This bit is written by the hardware according to the direction of the successful
transaction, which generated the interrupt request.
If DIR bit=0, CTR_TX bit is set in the USB_EPnR register related to the
interrupting endpoint. The interrupting transaction is of IN type (data transmitted
by the USB Peripheral to the host PC).
If DIR bit=1, CTR_RX bit or both CTR_TX/CTR_RX are set in the USB_EPnR
register related to the interrupting endpoint. The interrupting transaction is of
OUT type (data received by the USB Peripheral from the host PC) or two
pending transactions are waiting to be processed.
This information can be used by the application software to access the
USB_EPnR bits related to the triggering transaction since it represents the
direction having the interrupt pending. This bit is read-only.
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com