STR720 datasheet(314/401 Pages) STMICROELECTRONICS

314 / 401 page

STR720 - EXTENDED FUNCTION TIMER (EFT)

314/401

21.3.3.1 Procedure

To use the input capture function select the following in the CR1 and CR2 registers:

– Select the timer clock source (ECKEN).

– Select the timer clock division factor (CC7

÷CC0) if internal clock is used.

– Select the edge of the active transition on the ICAPA pin with the IEDGA bit, if ICAPA is ac-

tive.

– Select the edge of the active transition on the ICAPB pin with the IEDGB bit, if ICAPB is ac-

tive.

– Set ICAIE (or ICBIE) when ICAPA (or ICAPB) is active, to generate an interrupt after an input

capture.

When an input capture occurs:

– ICFi bit is set.

– The ICiR register contains the value of the counter on the active transition on the ICAPi pin

(see Figure 48).

– A timer interrupt is generated if ICAIE is set (if only ICAPA is active) or ICBIE is set (if only

ICAPB is active); otherwise, the interrupt remains pending until concerned enable bits are

set.

Clearing the Input Capture interrupt request is done by:

1. A write access to the SR register while the ICFi bit is cleared, 15-bit at ‘0’ for ICAPA and

12-bit at ‘0’ for ICAPB.

Figure 47. Input Capture Block Diagram

ECKEN

16-BIT COUNTER

(Control Register 1) CR1 low byte

ICFB

ICFA

(Status Register) SR high byte

IEDG2

ICAPA

ICAPB

EDGE DETECT

CIRCUIT B

16-BIT

ICAR

ICBR

EDGE DETECT

CIRCUIT A

CC7-CC0

from CR2

IEDG1

STR720 数据表(PDF) 314 Page - STMicroelectronics

STR720 数据表(HTML) 314 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载