| 数据搜索系统,热门电子元器件搜索 |
|
STR720 数据表(PDF) 312 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR720 数据表(HTML) 312 Page - STMicroelectronics |
|
312 / 401 page ![]() STR720 - EXTENDED FUNCTION TIMER (EFT) 312/401 21.3.2 External Clock The external clock (where available) is selected if ECKEN = 1 in CR1 register. The status of the EXEDG bit determines the type of level transition on the external clock pin EXTCLK that will trigger the counter. The counter is synchronized with the rising edge of the internal clock coming from the APB block. At least four rising edges of the APB_CLK must occur between two consecutive active edges of the external clock; thus the external clock frequency must be less than a quarter of the APB clock frequency. Figure 44. Counter Timing Diagram, internal clock divided by 2 Figure 45. Counter Timing Diagram, internal clock divided by 4 APB_CLK FFFD FFFE FFFF 0000 0001 0002 0003 INTERNAL RESET TIMER STROBE: COUNTER REGISTER OVERFLOW FLAG TOF FFFC FFFD 0000 0001 APB_CLK INTERNAL RESET TIMER STROBE COUNTER REGISTER OVERFLOW FLAG TOF 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |