数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DRA821U4...ALM 数据表(PDF) 115 Page - Texas Instruments

部件名 DRA821U4...ALM
功能描述  DRA821 Jacinto™ Processors
PDF  252 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

DRA821U4...ALM 数据表(HTML) 115 Page - Texas Instruments

Back Button DRA821U4...ALM Datasheet HTML 111Page - Texas Instruments DRA821U4...ALM Datasheet HTML 112Page - Texas Instruments DRA821U4...ALM Datasheet HTML 113Page - Texas Instruments DRA821U4...ALM Datasheet HTML 114Page - Texas Instruments DRA821U4...ALM Datasheet HTML 115Page - Texas Instruments DRA821U4...ALM Datasheet HTML 116Page - Texas Instruments DRA821U4...ALM Datasheet HTML 117Page - Texas Instruments DRA821U4...ALM Datasheet HTML 118Page - Texas Instruments DRA821U4...ALM Datasheet HTML 119Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 252 page
background image
J7VCL_ELCH_03
T0
T1
T2
T3
T4
(VDDSHV0_MCU, VDDSHV1_MCU, VDDSHV2_MCU)
(C)
(VDDSHV0, VDDSHV1, VDDSHV2, VDDSHV3,
VDDSHV4, VDDSHV5 , VDDSHV6) ,VDDA_3P3_USB
(E)
(C)
(F)
(VDDA_MCU_PLLGRP0,
VDDA_MCU_TEMP, VDDA_ADC_MCU,
VDDA_POR_WKUP, VDDA_WKUP)
(G)
VDD_MCU ,VDD_MCU_WAKE1, VDDAR_MCU
(J)
VDD_CORE, VDD_WAKE0, VDDA_0P8_SERDES,
VDDA_0P8_SERDES_C, VDDA_0P8_USB
VDDAR_CORE, VDDAR_CPU
MCU_PORz
(K)(L)
PORz
(K)(L)
OSC1_XI, OSC1_XO
(optional)
WKUP_LFOSC0_XI, WKUP_LFOSC0_XO
(optional)
WKUP_OSC0_XI, WKUP_OSC0_XO
VDDS_DDR_BIAS, VDDS_DDR, VDDS_DDR_C
MCU_BOOTMODE[9:0], BOOTMODE[7:0]
(K)
Valid Configuration
(VDDSHV0_MCU, VDDSHV1_MCU, VDDSHV2_MCU)
(D)
(VDDSHV0, VDDSHV1, VDDSHV2, VDDSHV3,
VDDSHV4, VDDSHV5 , VDDSHV6)
VDDS_MMC0
(E)
(D),
VDDA_OSC1, VDDA_PLLGRP8,
VDDA_PLLGRP6, VDDA_PLLGRP4,
VDDA_PLLGRP0, VDDA_TEMP1, VDDA_TEMP0,
VDD_CPU
Note 1
(VDDA_1P8_SERDES, VDDA_1P8_USB)
(H)
Note 1
VDDA_0P8_PLL_DDR, VDDA_0P8_DLL_MMC0
(I)
A.
Terminology:
Primary = Essential power up sequence of all voltage domains to full active state.
VOPR MIN = Minimum operational voltage level that ensures functionality as specified in , Recommended Operating Conditions.
Ramp Up = Voltage supply transition time from off condition to VOPR MIN.
Domain_“n” = multiple instances of similar voltage domains (that is, dual voltage IO domains, VDDSHVn = VDDSHV0, VDDSHV1,
VDDSHV2 … VDDSHV6)
Domain_“xxx” = different signal type/protocol domains using same voltage supply type and level (that is, VDDA_1P8_xx =
VDDA_1P8_DSITX, VDDA_1P8_USB, VDDA_0P8_DSITX, VDDA_0P8_USB, etc.)
Time stamp markers show approximate elapsed times that are dependent upon PDN feature set, component
selection and power mapping. Values shown are typical for PDNs supporting independent MCU and Main
voltage domains but could vary based upon PDN design.
www.ti.com
DRA821U-Q1
SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
115
Product Folder Links: DRA821U-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com