DRA821U4...ALM datasheet(139/252 Pages) TI

139 / 252 page

VDDA_OSC1

OSC1_XO

Time

VSS

VDDA_OSC1 (min.)

VDD_CORE (min.)

VSS

VDD_CORE

J7ES_AUX_OSC_STARTUP_08

Figure 7-30. OSC1 Start-up Time

7.9.4.1.3.1 Load Capacitance

The crystal circuit must be designed such that it applies the appropriate capacitive load to the crystal, as defined

by the crystal manufacturer. The capacitive load, CL, of this circuit is a combination of discrete capacitors CL1,

CL2, and several parasitic contributions. PCB signal traces which connect crystal circuit components to OSC1_XI

and OSC1_XO have parasitic capacitance to ground, CPCBXI and CPCBXO, where the PCB designer should

be able to extract parasitic capacitance for each signal trace. The OSC1 circuits and device package have

combined parasitic capacitance to ground, CPCBXI and CPCBXO, where these parasitic capacitance values are

defined in Table 7-21.

J7ES_AUX_OSC_CC_05

PCBXI

PCBXO

PCB

Signal Traces

Crystal Circuit

Components

OSC1_XO

OSC1_XI

Device

Figure 7-31. Load Capacitance

Load capacitors, CL1 and CL2 in Figure 7-24, should be chosen such that the below equation is satisfied. CL in

the equation is the load specified by the crystal manufacturer.

CL = [(CL1 + CPCBXI + CXI) × (CL2 + CPCBXO + CXO)] / [(CL1 + CPCBXI + CXI) + (CL2 + CPCBXO + CXO)]

To determine the value of CL1 and CL2, multiply the capacitive load value CL by 2. Using this result, subtract the

combined values of CPCBXI + CXI to determine the value of CL1 and the combined values of CPCBXO + CXO to

determine the value of CL2. For example, if CL = 10 pF, CPCBXI = 2 pF, CXI = 1 pF, CPCBXO = 2 pF, CXO = 1 pF, the

value of CL1 = CL2 = [(2CL) - (CPCBXI + CXI)] = [(2CL) - (CPCBXO + CXO)] = [(2 × 10 pF) - 2 pF - 1 pF)] = 17 pF.

7.9.4.1.3.2 Shunt Capacitance

The crystal circuit must also be designed such that it does not exceed the maximum shunt capacitance

for OSC1 operating conditions defined in Table 7-20. Shunt capacitance, Cshunt, of the crystal circuit is a

www.ti.com

DRA821U-Q1

SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022

Submit Document Feedback

139

Product Folder Links: DRA821U-Q1

DRA821U4...ALM 数据表(PDF) 139 Page - Texas Instruments

DRA821U4...ALM 数据表(HTML) 139 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载