数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DRA821U4...ALM 数据表(PDF) 146 Page - Texas Instruments

部件名 DRA821U4...ALM
功能描述  DRA821 Jacinto™ Processors
PDF  252 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

DRA821U4...ALM 数据表(HTML) 146 Page - Texas Instruments

Back Button DRA821U4...ALM Datasheet HTML 142Page - Texas Instruments DRA821U4...ALM Datasheet HTML 143Page - Texas Instruments DRA821U4...ALM Datasheet HTML 144Page - Texas Instruments DRA821U4...ALM Datasheet HTML 145Page - Texas Instruments DRA821U4...ALM Datasheet HTML 146Page - Texas Instruments DRA821U4...ALM Datasheet HTML 147Page - Texas Instruments DRA821U4...ALM Datasheet HTML 148Page - Texas Instruments DRA821U4...ALM Datasheet HTML 149Page - Texas Instruments DRA821U4...ALM Datasheet HTML 150Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 146 / 252 page
background image
NO.
MODE
MIN
MAX UNIT
D9
tw(bwsH)
Pulse Duration, ATL_BWS[x] high(3)
External reference
clock
0.45 × B(2) + 2.5
ns
(1)
M = ATL_CLK[x] period
(2)
B = ATL_BWS[x] period
(3)
x = 0 to 3
7.9.5.1.4 ATCLK[x] Switching Characteristics
NO.
PARAMETER
MODE
MIN
MAX UNIT
D10 tc(atclk)
Cycle time, ATCLK[x](3)
Internal reference
CLK
20
ns
D11 tw(atclkL)
Pulse Duration, ATCLK[x] low(3)
Internal reference
CLK
0.45 × P(2) - M(1) - 0.3
ns
D12 tw(atclkH)
Pulse Duration, ATCLK[x] high(3)
Internal reference
CLK
0.45 × P(2) - M(1) - 0.3
ns
(1)
M = ATL_CLK[x] period
(2)
P = ATCLK[x] period
(3)
x = 0 to 3
ATCLK[x]
D12
D11
D10
atl_01
Figure 7-38. ATCLK[x] Timing
7.9.5.2 CPSW2G
For more details about features and additional description information on the device Gigabit Ethernet MAC, see
the corresponding sections within Section 6.3, Signal Descriptions and Section 8, Detailed Description.
Table 7-26 represents CPSW2G timing conditions.
Table 7-26. CPSW2G Timing Conditions
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
INPUT CONDITIONS
tR
Input signal rise time
1
5
V/ns
tF
Input signal fall time
1
5
V/ns
OUTPUT CONDITIONS
CLOAD
Output load capacitance
2
20
pF
PCB CONNECTIVITY REQUIREMENTS
td(Trace Mismatch Delay)
Propagation delay mismatch across
all traces
RGMII[x]_RXC,
RGMII[x]_RD[3:0],
RGMII[x]_RX_CTL
50
ps
RGMII[x]_TXC,
RGMII[x]_TD[3:0],
RGMII[x]_TX_CTL
50
ps
7.9.5.2.1 CPSW2G RMII Timings
Section 7.9.5.2.1.1, Section 7.9.5.2.1.2, and Figure 7-39 present timing requirements for CPSW2G RMII receive.
7.9.5.2.1.1 Timing Requirements for RMII[x]_REFCLK – RMII Mode
NO.
PARAMETER
DESCRIPTION
MIN
TYP
MAX
UNIT
RMII1
tc(REF_CLK)
Cycle time, REF_CLK
19.999
20.001
ns
DRA821U-Q1
SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022
www.ti.com
146
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: DRA821U-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com