H8SX1663 datasheet(109/1158 Pages) RENESAS

109 / 1158 page

Section 2 CPU

Rev.1.00 Jun. 07, 2006 Page 57 of 1102

REJ09B0294-0100

2.8.5

or Post-Decrement—@ERn

+, @−ERn, @+ERn, or @ERn−

• Register indirect with post-increment—@ERn+

The operand value is the contents of a memory location which is pointed to by the contents of

an address register (ERn). ERn is specified by the register field of the instruction code. After

the memory location is accessed, 1, 2, or 4 is added to the address register contents and the

sum is stored in the address register. The value added is 1 for byte access, 2 for word access, or

4 for longword access.

• Register indirect with pre-decrement—@−ERn

The operand value is the contents of a memory location which is pointed to by the following

operation result: the value 1, 2, or 4 is subtracted from the contents of an address register

(ERn). ERn is specified by the register field of the instruction code. After that, the operand

value is stored in the address register. The value subtracted is 1 for byte access, 2 for word

access, or 4 for longword access.

• Register indirect with pre-increment—@+ERn

The operand value is the contents of a memory location which is pointed to by the following

operation result: the value 1, 2, or 4 is added to the contents of an address register (ERn). ERn

is specified by the register field of the instruction code. After that, the operand value is stored

in the address register. The value added is 1 for byte access, 2 for word access, or 4 for

longword access.

• Register indirect with post-decrement—@ERn−

The operand value is the contents of a memory location which is pointed to by the contents of

an address register (ERn). ERn is specified by the register field of the instruction code. After

the memory location is accessed, 1, 2, or 4 is subtracted from the address register contents and

the remainder is stored in the address register. The value subtracted is 1 for byte access, 2 for

word access, or 4 for longword access.

using this addressing mode, data to be written is the contents of the general register after

calculating an effective address. If the same general register is specified in an instruction and two

effective addresses are calculated, the contents of the general register after the first calculation of

an effective address is used in the second calculation of an effective address.

Example 1:

MOV.W

R0, @ER0

When ER0 before execution is H'12345678, H'567A is written at H'12345678.

H8SX1663 数据表(PDF) 109 Page - Renesas Technology Corp

H8SX1663 数据表(HTML) 109 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载