数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX1663 数据表(PDF) 173 Page - Renesas Technology Corp

部件名 H8SX1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX1663 数据表(HTML) 173 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 169Page - Renesas Technology Corp H8SX1663 Datasheet HTML 170Page - Renesas Technology Corp H8SX1663 Datasheet HTML 171Page - Renesas Technology Corp H8SX1663 Datasheet HTML 172Page - Renesas Technology Corp H8SX1663 Datasheet HTML 173Page - Renesas Technology Corp H8SX1663 Datasheet HTML 174Page - Renesas Technology Corp H8SX1663 Datasheet HTML 175Page - Renesas Technology Corp H8SX1663 Datasheet HTML 176Page - Renesas Technology Corp H8SX1663 Datasheet HTML 177Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 173 / 1158 page
background image
Section 5 Interrupt Controller
Rev.1.00 Jun. 07, 2006 Page 121 of 1102
REJ09B0294-0100
5.6.4
Interrupt Response Times
Table 5.4 shows interrupt response times – the interval between generation of an interrupt request
and execution of the first instruction in the interrupt handling routine. The symbols for execution
states used in table 5.4 are explained in table 5.5.
This LSI is capable of fast word transfer to on-chip memory, so allocating the program area in on-
chip ROM and the stack area in on-chip RAM enables high-speed processing.
Table 5.4
Interrupt Response Times
Normal Mode*
5
Advanced Mode
Maximum Mode*
5
Execution State
Interrupt
Control
Mode 0
Interrupt
Control
Mode 2
Interrupt
Control
Mode 0
Interrupt
Control
Mode 2
Interrupt
Control
Mode 0
Interrupt
Control
Mode 2
Interrupt priority determination*
1
3
Number of states until executing
instruction ends*
2
1 to 19 + 2·S
I
PC, CCR, EXR stacking
S
K to 2·SK*
6
2·S
K
S
K to 2·SK*
6
2·S
K
2·S
K
2·S
K
Vector fetch
S
h
Instruction fetch*
3
2·S
I
Internal processing*
4
2
Total (using on-chip memory)
10 to 31
11 to 31
10 to 31
11 to 31
11 to 31
11 to 31
Notes: 1. Two states for an internal interrupt.
2. In the case of the MULXS or DIVXS instruction
3. Prefetch after interrupt acceptance or for an instruction in the interrupt handling routine.
4. Internal operation after interrupt acceptance or after vector fetch
5. Not available in this LSI.
6. When setting the SP value to 4n, the interrupt response time is S
K; when setting to 4n +
2, the interrupt response time is 2·S
K.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com