数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8SX1663 数据表(PDF) 176 Page - Renesas Technology Corp

部件名 H8SX1663
功能描述  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8SX1663 数据表(HTML) 176 Page - Renesas Technology Corp

Back Button H8SX1663 Datasheet HTML 172Page - Renesas Technology Corp H8SX1663 Datasheet HTML 173Page - Renesas Technology Corp H8SX1663 Datasheet HTML 174Page - Renesas Technology Corp H8SX1663 Datasheet HTML 175Page - Renesas Technology Corp H8SX1663 Datasheet HTML 176Page - Renesas Technology Corp H8SX1663 Datasheet HTML 177Page - Renesas Technology Corp H8SX1663 Datasheet HTML 178Page - Renesas Technology Corp H8SX1663 Datasheet HTML 179Page - Renesas Technology Corp H8SX1663 Datasheet HTML 180Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 176 / 1158 page
background image
Section 5 Interrupt Controller
Rev.1.00 Jun. 07, 2006 Page 124 of 1102
REJ09B0294-0100
(2)
Priority Determination
The DTC activation source is selected according to the default priority, and the selection is not
affected by its mask level or priority level. For respective priority levels, see table 8.1, Interrupt
Sources, DTC Vector Addresses, and Corresponding DTCEs.
(3)
Operation Order
If the same interrupt is selected as both the DTC activation source and CPU interrupt source, the
CPU interrupt exception handling is performed after the DTC data transfer. If the same interrupt is
selected as the DTC or DMAC activation source or CPU interrupt source, respective operations
are performed independently.
Table 5.6 lists the selection of interrupt sources and interrupt source clear control by setting the
DTA bit in DMDR of the DMAC, the DTCE bit in DTCERA to DTCERH of the DTC, and the
DISEL bit in MRB of the DTC.
Table 5.6
Interrupt Source Selection and Clear Control
DMAC Setting
DTC Setting
Interrupt Source Selection/Clear Control
DTA
DTCE
DISEL
DMAC
DTC
CPU
0
0
*
O
X
1
0
O
X
1
O
O
1
*
*
X
X
[Legend]
√: The corresponding interrupt is used. The interrupt source is cleared.
(The interrupt source flag must be cleared in the CPU interrupt handling routine.)
O: The corresponding interrupt is used. The interrupt source is not cleared.
X: The corresponding interrupt is not available.
*: Don't care.
(4)
Usage Note
The interrupt sources of the SCI, and A/D converter are cleared according to the setting shown in
table 5.6, when the DTC or DMAC reads/writes the prescribed register.
To initiate multiple channels for the DTC with the same interrupt, the same priority (DTCP =
DMAP) should be assigned.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com