| 数据搜索系统,热门电子元器件搜索 |
|
H8SX1663 数据表(PDF) 179 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX1663 数据表(HTML) 179 Page - Renesas Technology Corp |
|
179 / 1158 page ![]() Section 5 Interrupt Controller Rev.1.00 Jun. 07, 2006 Page 127 of 1102 REJ09B0294-0100 Table 5.8 shows a setting example of the priority control function over the DTC and DMAC and the transfer request control state. A priority level can be independently set to each DMAC channel, but the table only shows one channel for example. Transfers through the DMAC channels can be separately controlled by assigning different priority levels for channels. Table 5.8 Example of Priority Control Function Setting and Control State Transfer Request Control State Interrupt Control Mode CPUPCE in CPUPCR CPUP2 to CPUP0 DTCP2 to DTCP0 DMAP2 to DMAP0 DTC DMAC 0 0 Any Any Any Enabled Enabled 1 B'000 B'000 B'000 Enabled Enabled B'100 B'000 B'000 Masked Masked B'100 B'000 B'011 Masked Masked B'100 B'111 B'101 Enabled Enabled B'000 B'111 B'101 Enabled Enabled 2 0 Any Any Any Enabled Enabled 1 B'000 B'000 B'000 Enabled Enabled B'000 B'011 B'101 Enabled Enabled B'011 B'011 B'101 Enabled Enabled B'100 B'011 B'101 Masked Enabled B'101 B'011 B'101 Masked Enabled B'110 B'011 B'101 Masked Masked B'111 B'011 B'101 Masked Masked B'101 B'011 B'101 Masked Enabled B'101 B'110 B'101 Enabled Enabled |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |