ZUSBOPTSC01ZACG datasheet(101/282 Pages) ZILOG

101 / 282 page

PS022827-1212

P R E L I M I N A R Y

Operation

Z8 Encore! XP® F082A Series

Product Specification

–

Set the Capture edge (rising or falling) for the Timer Input



2. Write to the Timer High and Low Byte registers to set the starting count value (typi-

cally 0001H).

3. Write to the Timer Reload High and Low Byte registers to set the Compare value.

4. Enable the timer interrupt, if appropriate and set the timer interrupt priority by writing

to the relevant interrupt registers.By default, the timer interrupt are generated for both

input capture and reload events. If appropriate, configure the timer interrupt to be gen-

erated only at the input capture event or the reload event by setting TICONFIG field

of the TxCTL0 Register.

5. Configure the associated GPIO port pin for the Timer Input alternate function.

6. Write to the Timer Control Register to enable the timer.

7. Counting begins on the first appropriate transition of the Timer Input signal. No inter-

rupt is generated by this first edge.

In CAPTURE/COMPARE Mode, the elapsed time from timer start to Capture event can

be calculated using the following equation:

Reading the Timer Count Values

The current count value in the timers can be read while counting (enabled). This capability

has no effect on timer operation. When the timer is enabled and the Timer High Byte Reg-

ister is read, the contents of the Timer Low Byte Register are placed in a holding register.

A subsequent read from the Timer Low Byte Register returns the value in the holding reg-

ister. This operation allows accurate reads of the full 16-bit timer count value while

enabled. When the timers are not enabled, a read from the Timer Low Byte Register

returns the actual value in the counter.

Timer Pin Signal Operation

The timer output function is a GPIO port pin alternate function. The Timer Output is tog-

gled every time the counter is reloaded.

Capture Elapsed Time (s)

Capture Value Start Value

–

 Prescale



System Clock Frequency (Hz)

----------------------------------------------------------------------------------------------------------------------

ZUSBOPTSC01ZACG 数据表(PDF) 101 Page - Zilog, Inc.

ZUSBOPTSC01ZACG 数据表(HTML) 101 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载