数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ZUSBOPTSC01ZACG 数据表(PDF) 102 Page - Zilog, Inc.

部件名 ZUSBOPTSC01ZACG
功能描述  High-Performance 8-Bit Microcontrollers
PDF  282 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ZILOG [Zilog, Inc.]
网页  http://www.zilog.com
标志 ZILOG - Zilog, Inc.

ZUSBOPTSC01ZACG 数据表(HTML) 102 Page - Zilog, Inc.

Back Button ZUSBOPTSC01ZACG Datasheet HTML 98Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 99Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 100Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 101Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 102Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 103Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 104Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 105Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 106Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 282 page
background image
PS022827-1212
P R E L I M I N A R Y
Timer Control Register Definitions
Z8 Encore! XP® F082A Series
Product Specification
85
The timer input can be used as a selectable counting source. It shares the same pin as the
complementary timer output. When selected by the GPIO Alternate Function registers,
this pin functions as a timer input in all modes except for the DUAL PWM OUTPUT
mode. For this mode, there is no timer input available.
Timer Control Register Definitions
This section defines the features of the following Timer Control registers.
Timer 0–1 Control Registers: see page 85
Timer 0–1 High and Low Byte Registers: see page 89
Timer Reload High and Low Byte Registers: see page 91
Timer 0–1 PWM High and Low Byte Registers: see page 92
Timer 0–1 Control Registers
The Timer Control registers are 8-bit read/write registers that control the operation of their
associated counter/timers.
Time 0–1 Control Register 0
The Timer Control Register 0 (TxCTL0) and Timer Control Register 1 (TxCTL1), shown
in Table 50, determine the timer operating mode. These registers each include a program-
mable PWM deadband delay, two bits to configure timer interrupt definition and a status
bit to identify if the most recent timer interrupt is caused by an input capture event.
Table 50. Timer 0–1 Control Register 0 (TxCTL0)
Bit
7
6
5
4
3
2
1
0
Field
TMODEHI
TICONFIG
Reserved
PWMD
INPCAP
RESET
00000000
R/W
R/WR/W
R/WR/WR/WR/WR/W
R
Address
F06H, F0EH
Bit
Description
[7]
TMODEHI
Timer Mode High Bit
This bit, along with the TMODE field in the TxCTL1 Register, determines the operating
mode of the timer. This bit is the most significant bit of the Timer mode selection value. See
the description of the Timer 0–1 Control Register 1 (TxCTL1) for details about the full timer
mode decoding.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com