数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ZUSBOPTSC01ZACG 数据表(PDF) 150 Page - Zilog, Inc.

部件名 ZUSBOPTSC01ZACG
功能描述  High-Performance 8-Bit Microcontrollers
PDF  282 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ZILOG [Zilog, Inc.]
网页  http://www.zilog.com
标志 ZILOG - Zilog, Inc.

ZUSBOPTSC01ZACG 数据表(HTML) 150 Page - Zilog, Inc.

Back Button ZUSBOPTSC01ZACG Datasheet HTML 146Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 147Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 148Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 149Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 150Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 151Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 152Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 153Page - Zilog, Inc. ZUSBOPTSC01ZACG Datasheet HTML 154Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 150 / 282 page
background image
PS022827-1212
P R E L I M I N A R Y
ADC Control Register Definitions
Z8 Encore! XP® F082A Series
Product Specification
133
Output Data
The output format of the corrected ADC value is shown below.
The overflow bit in the corrected output indicates that the computed value was greater
than the maximum logical value (+1023) or less than the minimum logical value (–1024).
Unlike the hardware overflow bit, this is not a simple binary flag. For a normal (nonover-
flow) sample, the sign and the overflow bit match. If the sign bit and overflow bit do not
match, a computational overflow has occurred.
Input Buffer Stage
Many applications require the measurement of an input voltage source with a high output
impedance. This ADC provides a buffered input for such situations. The drawback of the
buffered input is a limitation of the input range. When using unity gain buffered mode, the
input signal must be prevented from coming too close to either VSS or VDD. See Table 139
on page 236 for details.
This condition applies only to the input voltage level (with respect to ground) of each dif-
ferential input signal. The actual differential input voltage magnitude may be less than
300mV.
The input range of the unbuffered ADC swings from VSS to VDD. Input signals smaller
than 300mV must use the unbuffered input mode. If these signals do not contain low out-
put impedances, they might require off-chip buffering.
Signals outside the allowable input range can be used without instability or device dam-
age. Any ADC readings made outside the input range are subject to greater inaccuracy
than specified.
ADC Control Register Definitions
This section defines the features of the following ADC Control registers.
ADC Control Register 0 (ADCCTL0): see page 134
ADC Control/Status Register 1 (ADCCTL1): see page 136
ADC Data High Byte Register (ADCD_H): see page 137
ADC Data Low Byte Register (ADCD_L): see page 137
MSB
LSB
s v b a 9 8 7 6 5 4 3 2 1 0 – –



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com