ZUSBOPTSC01ZACG datasheet(152/282 Pages) ZILOG

152 / 282 page

PS022827-1212

P R E L I M I N A R Y

ADC Control Register Definitions

Z8 Encore! XP® F082A Series

Product Specification

135

For the reserved values, all input switches are disabled to avoid leakage or other undesir-

able operation. ADC samples taken with reserved bit settings are undefined.

SINGLE-ENDED Mode:

0000 = ANA0 (transimpedance amp output when enabled)



0001 = ANA1 (transimpedance amp inverting input)



0010 = ANA2 (transimpedance amp noninverting input)



0011 = ANA3



0100 = ANA4



0101 = ANA5



0110 = ANA6



0111 = ANA7



1000 = Reserved



1001 = Reserved



1010 = Reserved



1011 = Reserved



1100 = Hold transimpedance input nodes (ANA1 and ANA2) to ground.



1101 = Reserved



1110 = Temperature Sensor.



1111 = Reserved.

DIFFERENTIAL Mode (noninverting input and inverting input respectively):

0000 = ANA0 and ANA1



0001 = ANA2 and ANA3



0010 = ANA4 and ANA5



0011 = ANA1 and ANA0



0100 = ANA3 and ANA2



0101 = ANA5 and ANA4



0110 = ANA6 and ANA5



0111 = ANA0 and ANA2



1000 = ANA0 and ANA3



1001 = ANA0 and ANA4



1010 = ANA0 and ANA5



1011 = Reserved



1100 = Reserved



1101 = Reserved



1110 = Reserved



1111 = Manual Offset Calibration Mode

ADC Control/Status Register 1

The ADC Control/Status Register 1 (ADCCTL1) configures the input buffer stage,

enables the threshold interrupts and contains the status of both threshold triggers. It is also

used to select the voltage reference configuration.

ZUSBOPTSC01ZACG 数据表(PDF) 152 Page - Zilog, Inc.

ZUSBOPTSC01ZACG 数据表(HTML) 152 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载