数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STR720 数据表(PDF) 110 Page - STMicroelectronics

部件名 STR720
功能描述  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STR720 数据表(HTML) 110 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 106Page - STMicroelectronics STR720 Datasheet HTML 107Page - STMicroelectronics STR720 Datasheet HTML 108Page - STMicroelectronics STR720 Datasheet HTML 109Page - STMicroelectronics STR720 Datasheet HTML 110Page - STMicroelectronics STR720 Datasheet HTML 111Page - STMicroelectronics STR720 Datasheet HTML 112Page - STMicroelectronics STR720 Datasheet HTML 113Page - STMicroelectronics STR720 Datasheet HTML 114Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 110 / 401 page
background image
STR720 - DRAM CONTROLLER (DRAMC)
110/401
Memory Configuration Register (MemConfig)
Address Offset: 30h
Reset value: 0000h
The Memory Configuration Register (MemConfig) is a 16-bit read/write control register used
to configure parameters that are the same for all banks.
The MemConfig control bits are described below.
Bit 15:14 reserved (should be written as zero and ignored on read ).
Bit 13
PWRSAVE: Power Save Mode.
This bit selects whether to enter the power save self-refresh mode.
= 1. The next refresh cycle will set the memory devices in the self-refresh mode.
= 0. Next refresh cycle the memories will exit the self-refresh mode.
Bit 12
TYPE: Memory Type.
This bit selects the type of the external memory.
= 1. SDRAM.
= 0. EDO.
Bit 11
B4EN: Bank 4 Enable.
This bit enables Bank 4 of memory.
= 1. Bank enabled.
= 0. Bank disabled.
Bit 10
B3EN: Bank 3 Enable.
This bit enables Bank 3 of memory.
= 1. Bank enabled.
= 0. Bank disabled.
Bit 9
B2EN: Bank 2 Enable.
This bit enables Bank 2 of memory.
= 1. Bank enabled.
= 0. Bank disabled.
Bit 8
B1EN: Bank 1 Enable.
This bit enables Bank 1 of memory.
= 1. Bank enabled.
= 0. Bank disabled.
Bit 7:0
REFR[7:0]: Refresh Period.
This field is used to determine the refresh period. The refresh period can be set in
15
14
13
12
11
10
9
8
7
6543210
reserved
PWRSAVE TYPE
B4EN
B3EN
B2EN
B1EN
REFR[7:0]
rw
rw
rw
rw
rw
rw
rw
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com