数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STR720 数据表(PDF) 146 Page - STMicroelectronics

部件名 STR720
功能描述  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STR720 数据表(HTML) 146 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 142Page - STMicroelectronics STR720 Datasheet HTML 143Page - STMicroelectronics STR720 Datasheet HTML 144Page - STMicroelectronics STR720 Datasheet HTML 145Page - STMicroelectronics STR720 Datasheet HTML 146Page - STMicroelectronics STR720 Datasheet HTML 147Page - STMicroelectronics STR720 Datasheet HTML 148Page - STMicroelectronics STR720 Datasheet HTML 149Page - STMicroelectronics STR720 Datasheet HTML 150Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 146 / 401 page
background image
STR720 - RESET AND CLOCK CONTROL UNIT (RCCU)
146/401
CLocK FLAG register (CLKFLAG)
Address Offset: 08h
Reset value: 0020h after Hardware reset
Reset value: 0021h after Software reset
Reset value: 0022h after Watchdog reset
Bit 15 = LOCK_I: lock changing interrupt bit
This bit indicates a 0 to 1 transition on the PLL LOCK signal. Only RCCU block can set it to ‘1’
when PLL reaches the lock condition. Application software writing ‘1’ on this bit will clear its
value; writing ‘0’ has no effect.
0: No lock interrupt request is provided
1: lock interrupt request is active
Bit 14 = ULOCK_I: unlock changing interrupt bit
This bit indicates a 1 to 0 transition on the PLL LOCK signal. Only RCCU block can set it to ‘1’
when PLL loses the lock condition. Application software writing ‘1’ on this bit will clear its
value; writing ‘0’ has no effect.
0: No unlock interrupt request is provided
1: unlock interrupt request is active
Bit 13:7 = Reserved. Give ‘0’ when read and must be written to ‘0’.
Bit 6 = DIV2_F: DIV2 mux status flag
This bit is read only. It indicates the actual status of the PLLCLKREF clock
0: indicates that PLLCLKREF is CLK
1: indicates that PLLCLKREF is CLK/2
Bit 5 = PLLBYP_F: PLL mux status flag
This bit is read only. It indicates that the PLLCLK clock is actually selected.
0: indicates that PLLCLK is selected
1: indicates that PLLCLK is not selected
Bit 4 = IDLE_F: IDLE mux status flag
This bit is read only. It indicates that the IDLE clock (PLLCLKREF/32) is actually selected.
0: indicates that IDLE clock is not selected
1: indicates that IDLE clock is selected
Bit 3 = SLOW_F: SLOW mux status flag
This bit is read only. It indicates that the CLK_AF clock is actually selected.
0: indicates that CLK_AF clock is not selected
1: indicates that CLK_AF clock is selected
15
14
13
12
11
10
9
8
765432
1
0
LOCK_I
ULOCK
_I
Reserved
DIV2_F
PLLBY
P_F
IDLE_F
SLOW_
F
Res.
WDGR
ST_F
SWRST
_F
rc
rc
-
rrrr-
r
r
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com