| 数据搜索系统,热门电子元器件搜索 |
|
STR720 数据表(PDF) 167 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR720 数据表(HTML) 167 Page - STMicroelectronics |
|
167 / 401 page ![]() STR720 - ASYNCHRONOUS AHB-APB BRIDGE (A3BRG) 167/401 Emulator Peripheral Clock Gating register 0 (EMU_PCG0) Address Offset: A0h Reset value: FFFF FFFFh This register configures the status of clock gating for each of the peripherals controlled by the bridge, while the application program execution is stopped due to a debug request. Each peripheral can be configured to stop working as the user code reaches a breakpoint. Bits 31:13 = Reserved, always read as 0. Bits 12:0 = EPxxCO: Emulator Peripheral xx Clock Off with 0 ≤xx<12 0: Peripheral xx clock is gated off at a debug request, regardless of the state of the corresponding PxxCO bit in PCG0 register. 1: Peripheral xx clock gating status is unaffected by debug requests, and it is always determined by its corresponding PxxCO bit in PCG0 register. Table 41 shows how the status of peripheral clock depends on PCG, EMU_PCG and ARM720 debug-mode: Note Bit EPCG0[0] corresponds to the AHB/APB bridge itself and is forced to 1 by hardware. 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Reserved - 15 14 13 12 11 10 9 8 765432 1 0 Reserved EPxxCO 1 - rwrwrw rw rw rwrwrwrw rwrw rw r Table 41. Clock Gating PCG0 EMU_PCG0 ARM720 debug Periph. clock 11 0 on 11 1 on 01 0 off 01 1 off 00 0 off 00 1 off 10 0 on 10 1 off 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |