数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STR720 数据表(PDF) 170 Page - STMicroelectronics

部件名 STR720
功能描述  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STR720 数据表(HTML) 170 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 166Page - STMicroelectronics STR720 Datasheet HTML 167Page - STMicroelectronics STR720 Datasheet HTML 168Page - STMicroelectronics STR720 Datasheet HTML 169Page - STMicroelectronics STR720 Datasheet HTML 170Page - STMicroelectronics STR720 Datasheet HTML 171Page - STMicroelectronics STR720 Datasheet HTML 172Page - STMicroelectronics STR720 Datasheet HTML 173Page - STMicroelectronics STR720 Datasheet HTML 174Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 170 / 401 page
background image
STR720 - UART
170/401
Nine bit data frames (see Figure 21) either consist of:
nine data bits D0-8 (by setting the Mode bit field to 100);
eight data bits D0-7 plus an automatically generated parity bit (by setting the Mode bit
field to 111);
eight data bits D0-7 plus a wake-up bit (by setting the Mode bit field to 101).
Parity may be odd or even, depending on the ParityOdd bit in the ASCControl register. An
even parity bit will be set, if the modulo-2-sum of the eight data bits is 1. An odd parity bit will
be cleared in this case.
In wake-up mode, received frames are only transferred to the receive buffer register if the
ninth bit (the wake-up bit) is 1. If this bit is 0, no receive interrupt request will be activated and
no data will be transferred.
This feature may be used to control communication in multi-processor systems. When the
master processor wants to transmit a block of data to one of several slaves, it first sends out
an address byte which identifies the target slave. An address byte differs from a data byte in
that the additional ninth bit is a 1 for an address byte and a 0 for a data byte, so no slave will
be interrupted by a data byte. An address byte will interrupt all slaves (operating in 8-bit data
+ wake-up bit mode), so each slave can examine the 8 least significant bits (LSBs) of the
received character (the address). The addressed slave will switch to 9-bit data mode, which
enables it to receive the data bytes that will be coming (with the wake-up bit cleared). The
slaves that are not being addressed remain in 8-bit data + wake-up bit mode, ignoring the
following data bytes.
Figure 20. 8-bit data frames
Figure 21. 9-bit data frames
D0
LSB
D1
D2
D3
D4
D5
D6
start
bit
8th
bit
1st
stop
bit
2nd
stop
bit
- Data bit (D7)
- Parity bit
D0
LSB
D1
D2
D3
D4
D5
D6
start
bit
9th
bit
1st
stop
bit
2nd
stop
bit
- Data bit (D8)
- Parity bit
D7
- Wake-up bit
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com