数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STR720 数据表(PDF) 180 Page - STMicroelectronics

部件名 STR720
功能描述  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STR720 数据表(HTML) 180 Page - STMicroelectronics

Back Button STR720 Datasheet HTML 176Page - STMicroelectronics STR720 Datasheet HTML 177Page - STMicroelectronics STR720 Datasheet HTML 178Page - STMicroelectronics STR720 Datasheet HTML 179Page - STMicroelectronics STR720 Datasheet HTML 180Page - STMicroelectronics STR720 Datasheet HTML 181Page - STMicroelectronics STR720 Datasheet HTML 182Page - STMicroelectronics STR720 Datasheet HTML 183Page - STMicroelectronics STR720 Datasheet HTML 184Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 180 / 401 page
background image
STR720 - UART
180/401
ASCControl
Address Offset: 0Ch
Reset value: 0000h
This register controls the operating mode of the ASC and contains control bits for mode and
error check selection, and status flags for error identification.
Note
Programming the mode control field (Mode) to one of the reserved combinations
may result in unpredictable behavior.
Note
Serial data transmission or reception is only possible when the baud rate generator
run bit (Run) is set to 1. When the Run bit is set to 0, TXD will be 1. Setting the Run
bit to 0 will immediately freeze the state of the transmitter and receiver. This should
only be done when the ASC is idle.
Bit 15:11= Reserved.
Write 0 will read back 0
Bit 10 = FifoEnable: FIFO Enable
0: FIFO mode disabled
1: FIFO mode enabled
Bit 9 = Reserved.
Write 0 will read back 0
Bit 8 = RxEnable: Receiver Enable
0: Receiver disabled
1: Receiver enabled
Bit 7 = Run: Baudrate generator Run bit
0: Baud rate generator disabled (ASC inactive)
1: Baud rate generator enabled
Bit 6 = LoopBack: LoopBack mode enable
0: Standard transmit/receive mode
1: Loopback mode enabled
Note
This bit may be modified only when the ASC is inactive.
Bit 5 = ParityOdd: Parity selection
0: Even parity (parity bit set on odd number of ‘1’s in data)
1: Odd parity (parity bit set on even number of ‘1’s in data)
15
14
13
12
11
10
9
8
765432
1
0
RESERVED
FifoEna
ble
RESER
VED
RxEnabl
e
Run
LoopBa
ck
ParityO
dd
Stop Bits
Mode
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
rw
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com